About the Execution of LoLA for ShieldPPPt-PT-004A
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6481.172 | 200931.00 | 197494.00 | 17.50 | ??F???TFFF?F?TFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r390-oct2-167903714600578.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is ShieldPPPt-PT-004A, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r390-oct2-167903714600578
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 6.1K Feb 25 20:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Feb 25 20:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 20:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 20:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:00 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:00 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:00 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:00 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Feb 25 20:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 25 20:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 25 20:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 116K Feb 25 20:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:00 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:00 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 27K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-00
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-01
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-02
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-03
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-04
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-05
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-06
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-07
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-08
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-09
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-10
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-11
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-12
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-13
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-14
FORMULA_NAME ShieldPPPt-PT-004A-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679254003966
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldPPPt-PT-004A
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT ShieldPPPt-PT-004A
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA ShieldPPPt-PT-004A-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-004A-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-004A-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-004A-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-004A-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-004A-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-004A-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-004A-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ShieldPPPt-PT-004A-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679254204897
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 4 (type EXCL) for 3 ShieldPPPt-PT-004A-CTLFireability-01
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/211 7/32 ShieldPPPt-PT-004A-CTLFireability-01 1664238 m, 332847 m/sec, 3873408 t fired, .
Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/211 13/32 ShieldPPPt-PT-004A-CTLFireability-01 3071242 m, 281400 m/sec, 7487848 t fired, .
Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/211 19/32 ShieldPPPt-PT-004A-CTLFireability-01 4352228 m, 256197 m/sec, 10902014 t fired, .
Time elapsed: 15 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/211 24/32 ShieldPPPt-PT-004A-CTLFireability-01 5566482 m, 242850 m/sec, 14165637 t fired, .
Time elapsed: 20 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/211 30/32 ShieldPPPt-PT-004A-CTLFireability-01 7043970 m, 295497 m/sec, 17806027 t fired, .
Time elapsed: 25 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 ShieldPPPt-PT-004A-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-15
lola: result : true
lola: markings : 209
lola: fired transitions : 211
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 ShieldPPPt-PT-004A-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-14
lola: result : false
lola: markings : 31074
lola: fired transitions : 81542
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 ShieldPPPt-PT-004A-CTLFireability-13
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-13
lola: result : true
lola: markings : 14649
lola: fired transitions : 47398
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 ShieldPPPt-PT-004A-CTLFireability-10
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/274 8/32 ShieldPPPt-PT-004A-CTLFireability-10 1830253 m, 366050 m/sec, 4282060 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/274 14/32 ShieldPPPt-PT-004A-CTLFireability-10 3262683 m, 286486 m/sec, 7996273 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/274 20/32 ShieldPPPt-PT-004A-CTLFireability-10 4661156 m, 279694 m/sec, 11723537 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/274 26/32 ShieldPPPt-PT-004A-CTLFireability-10 5965577 m, 260884 m/sec, 15251531 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 27 ShieldPPPt-PT-004A-CTLFireability-09
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-09
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 27 ShieldPPPt-PT-004A-CTLFireability-09
lola: time limit : 322 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-09
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 ShieldPPPt-PT-004A-CTLFireability-08
lola: time limit : 354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-08
lola: result : false
lola: markings : 353
lola: fired transitions : 357
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 ShieldPPPt-PT-004A-CTLFireability-05
lola: time limit : 393 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/393 9/32 ShieldPPPt-PT-004A-CTLFireability-05 1942665 m, 388533 m/sec, 7207230 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/393 15/32 ShieldPPPt-PT-004A-CTLFireability-05 3546222 m, 320711 m/sec, 13256381 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/393 22/32 ShieldPPPt-PT-004A-CTLFireability-05 5050255 m, 300806 m/sec, 18957144 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/393 28/32 ShieldPPPt-PT-004A-CTLFireability-05 6526246 m, 295198 m/sec, 24554853 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 ShieldPPPt-PT-004A-CTLFireability-04
lola: time limit : 440 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/440 7/32 ShieldPPPt-PT-004A-CTLFireability-04 1619983 m, 323996 m/sec, 3759302 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/440 12/32 ShieldPPPt-PT-004A-CTLFireability-04 2738305 m, 223664 m/sec, 6614122 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/440 16/32 ShieldPPPt-PT-004A-CTLFireability-04 3710280 m, 194395 m/sec, 9189555 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/440 20/32 ShieldPPPt-PT-004A-CTLFireability-04 4588490 m, 175642 m/sec, 11529684 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/440 23/32 ShieldPPPt-PT-004A-CTLFireability-04 5431198 m, 168541 m/sec, 13802941 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/440 27/32 ShieldPPPt-PT-004A-CTLFireability-04 6245084 m, 162777 m/sec, 16014046 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 ShieldPPPt-PT-004A-CTLFireability-03
lola: time limit : 497 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/497 9/32 ShieldPPPt-PT-004A-CTLFireability-03 2131963 m, 426392 m/sec, 4318874 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/497 16/32 ShieldPPPt-PT-004A-CTLFireability-03 3707987 m, 315204 m/sec, 8106383 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/497 22/32 ShieldPPPt-PT-004A-CTLFireability-03 5190011 m, 296404 m/sec, 12250990 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/497 26/32 ShieldPPPt-PT-004A-CTLFireability-03 6124349 m, 186867 m/sec, 16580210 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/497 26/32 ShieldPPPt-PT-004A-CTLFireability-03 6193235 m, 13777 m/sec, 19569609 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/497 26/32 ShieldPPPt-PT-004A-CTLFireability-03 6255289 m, 12410 m/sec, 22310390 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/497 27/32 ShieldPPPt-PT-004A-CTLFireability-03 6327547 m, 14451 m/sec, 25504607 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/497 27/32 ShieldPPPt-PT-004A-CTLFireability-03 6419237 m, 18338 m/sec, 29461014 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 ShieldPPPt-PT-004A-CTLFireability-02
lola: time limit : 573 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-02
lola: result : false
lola: markings : 10
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldPPPt-PT-004A-CTLFireability-00
lola: time limit : 688 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/688 10/32 ShieldPPPt-PT-004A-CTLFireability-00 2220281 m, 444056 m/sec, 5912064 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/688 17/32 ShieldPPPt-PT-004A-CTLFireability-00 3981212 m, 352186 m/sec, 10706087 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/688 23/32 ShieldPPPt-PT-004A-CTLFireability-00 5326338 m, 269025 m/sec, 14394136 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/688 29/32 ShieldPPPt-PT-004A-CTLFireability-00 6702476 m, 275227 m/sec, 18178363 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 40 ShieldPPPt-PT-004A-CTLFireability-12
lola: time limit : 853 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 5/853 15/32 ShieldPPPt-PT-004A-CTLFireability-12 3873659 m, 774731 m/sec, 5368855 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 10/853 26/32 ShieldPPPt-PT-004A-CTLFireability-12 6679102 m, 561088 m/sec, 9412674 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-004A-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-004A-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-004A-CTLFireability-12: EFAG 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 ShieldPPPt-PT-004A-CTLFireability-06
lola: time limit : 1133 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-06
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 ShieldPPPt-PT-004A-CTLFireability-11
lola: time limit : 1700 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-11
lola: result : false
lola: markings : 125538
lola: fired transitions : 379278
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ShieldPPPt-PT-004A-CTLFireability-07
lola: time limit : 3400 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for ShieldPPPt-PT-004A-CTLFireability-07
lola: result : false
lola: markings : 4038
lola: fired transitions : 11645
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-004A-CTLFireability-00: CTL unknown AGGR
ShieldPPPt-PT-004A-CTLFireability-01: CTL unknown AGGR
ShieldPPPt-PT-004A-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-03: CTL unknown AGGR
ShieldPPPt-PT-004A-CTLFireability-04: CTL unknown AGGR
ShieldPPPt-PT-004A-CTLFireability-05: CTL unknown AGGR
ShieldPPPt-PT-004A-CTLFireability-06: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-07: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-08: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-09: DISJ false DISJ
ShieldPPPt-PT-004A-CTLFireability-10: CTL unknown AGGR
ShieldPPPt-PT-004A-CTLFireability-11: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-12: EFAG unknown AGGR
ShieldPPPt-PT-004A-CTLFireability-13: CTL true CTL model checker
ShieldPPPt-PT-004A-CTLFireability-14: CTL false CTL model checker
ShieldPPPt-PT-004A-CTLFireability-15: CTL true CTL model checker
Time elapsed: 200 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPt-PT-004A"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is ShieldPPPt-PT-004A, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r390-oct2-167903714600578"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPt-PT-004A.tgz
mv ShieldPPPt-PT-004A execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;