Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r362-smll-167891812500226.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marciexred
Input is SafeBus-COL-15, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r362-smll-167891812500226
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 5.9K Feb 26 02:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Feb 26 02:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 02:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 02:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 02:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 168K Feb 26 02:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 26 02:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 02:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 42K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SafeBus-COL-15-CTLFireability-00
FORMULA_NAME SafeBus-COL-15-CTLFireability-01
FORMULA_NAME SafeBus-COL-15-CTLFireability-02
FORMULA_NAME SafeBus-COL-15-CTLFireability-03
FORMULA_NAME SafeBus-COL-15-CTLFireability-04
FORMULA_NAME SafeBus-COL-15-CTLFireability-05
FORMULA_NAME SafeBus-COL-15-CTLFireability-06
FORMULA_NAME SafeBus-COL-15-CTLFireability-07
FORMULA_NAME SafeBus-COL-15-CTLFireability-08
FORMULA_NAME SafeBus-COL-15-CTLFireability-09
FORMULA_NAME SafeBus-COL-15-CTLFireability-10
FORMULA_NAME SafeBus-COL-15-CTLFireability-11
FORMULA_NAME SafeBus-COL-15-CTLFireability-12
FORMULA_NAME SafeBus-COL-15-CTLFireability-13
FORMULA_NAME SafeBus-COL-15-CTLFireability-14
FORMULA_NAME SafeBus-COL-15-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679029536103

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marciexred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SafeBus-COL-15
Applying reductions before tool marcie
Invoking reducer
Running Version 202303021504
[2023-03-17 05:05:39] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 05:05:39] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 05:05:39] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-17 05:05:40] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-17 05:05:40] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1038 ms
[2023-03-17 05:05:40] [INFO ] Detected 1 constant HL places corresponding to 15 PT places.
[2023-03-17 05:05:40] [INFO ] Imported 20 HL places and 14 HL transitions for a total of 636 PT places and 59206.0 transition bindings in 38 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 36 ms.
[2023-03-17 05:05:40] [INFO ] Built PT skeleton of HLPN with 20 places and 14 transitions 68 arcs in 12 ms.
[2023-03-17 05:05:40] [INFO ] Skeletonized 3 HLPN properties in 2 ms. Removed 13 properties that had guard overlaps.
Computed a total of 3 stabilizing places and 0 stable transitions
Remains 3 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 2 resets, run finished after 165 ms. (steps per millisecond=60 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 14 rows 17 cols
[2023-03-17 05:05:41] [INFO ] Computed 7 place invariants in 5 ms
[2023-03-17 05:05:41] [INFO ] [Real]Absence check using 4 positive place invariants in 7 ms returned sat
[2023-03-17 05:05:41] [INFO ] [Real]Absence check using 4 positive and 3 generalized place invariants in 2 ms returned sat
[2023-03-17 05:05:41] [INFO ] After 204ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 3 simplifications.
FORMULA SafeBus-COL-15-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 05:05:41] [INFO ] Flatten gal took : 27 ms
[2023-03-17 05:05:41] [INFO ] Flatten gal took : 7 ms
Domain [It(15), It(15)] of place AMC breaks symmetries in sort It
[2023-03-17 05:05:41] [INFO ] Unfolded HLPN to a Petri net with 636 places and 4801 transitions 34264 arcs in 205 ms.
[2023-03-17 05:05:41] [INFO ] Unfolded 15 HLPN properties in 10 ms.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
[2023-03-17 05:05:41] [INFO ] Reduced 195 identical enabling conditions.
Deduced a syphon composed of 15 places in 14 ms
Reduce places removed 30 places and 30 transitions.
Support contains 606 out of 606 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4771/4771 transitions.
Applied a total of 0 rules in 38 ms. Remains 606 /606 variables (removed 0) and now considering 4771/4771 (removed 0) transitions.
[2023-03-17 05:05:43] [INFO ] Flow matrix only has 1412 transitions (discarded 3359 similar events)
// Phase 1: matrix 1412 rows 606 cols
[2023-03-17 05:05:44] [INFO ] Computed 65 place invariants in 93 ms
[2023-03-17 05:05:44] [INFO ] Implicit Places using invariants in 413 ms returned []
[2023-03-17 05:05:44] [INFO ] Flow matrix only has 1412 transitions (discarded 3359 similar events)
[2023-03-17 05:05:44] [INFO ] Invariant cache hit.
[2023-03-17 05:05:45] [INFO ] State equation strengthened by 241 read => feed constraints.
[2023-03-17 05:05:45] [INFO ] Implicit Places using invariants and state equation in 1164 ms returned []
Implicit Place search using SMT with State Equation took 1584 ms to find 0 implicit places.
[2023-03-17 05:05:45] [INFO ] Flow matrix only has 1412 transitions (discarded 3359 similar events)
[2023-03-17 05:05:45] [INFO ] Invariant cache hit.
[2023-03-17 05:05:58] [INFO ] Dead Transitions using invariants and state equation in 13345 ms found 225 transitions.
Found 225 dead transitions using SMT.
Drop transitions removed 225 transitions
Dead transitions reduction (with SMT) removed 225 transitions
Starting structural reductions in LTL mode, iteration 1 : 606/606 places, 4546/4771 transitions.
Applied a total of 0 rules in 17 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 14992 ms. Remains : 606/606 places, 4546/4771 transitions.
Support contains 606 out of 606 places after structural reductions.
[2023-03-17 05:06:01] [INFO ] Flatten gal took : 893 ms
[2023-03-17 05:06:05] [INFO ] Flatten gal took : 898 ms
[2023-03-17 05:06:10] [INFO ] Input system was already deterministic with 4546 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1261 ms. (steps per millisecond=7 ) properties (out of 46) seen :40
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 342 ms. (steps per millisecond=29 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 242 ms. (steps per millisecond=41 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 466 ms. (steps per millisecond=21 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 453 ms. (steps per millisecond=22 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 186 ms. (steps per millisecond=53 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 149 ms. (steps per millisecond=67 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
[2023-03-17 05:06:14] [INFO ] Flow matrix only has 1412 transitions (discarded 3134 similar events)
[2023-03-17 05:06:14] [INFO ] Invariant cache hit.
[2023-03-17 05:06:17] [INFO ] [Real]Absence check using 31 positive place invariants in 14 ms returned sat
[2023-03-17 05:06:17] [INFO ] [Real]Absence check using 31 positive and 34 generalized place invariants in 26 ms returned sat
[2023-03-17 05:06:17] [INFO ] After 471ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:5
[2023-03-17 05:06:17] [INFO ] [Nat]Absence check using 31 positive place invariants in 13 ms returned sat
[2023-03-17 05:06:17] [INFO ] [Nat]Absence check using 31 positive and 34 generalized place invariants in 23 ms returned sat
[2023-03-17 05:06:17] [INFO ] After 284ms SMT Verify possible using all constraints in natural domain returned unsat :6 sat :0
Fused 6 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 6 atomic propositions for a total of 15 simplifications.
FORMULA SafeBus-COL-15-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 05:06:19] [INFO ] Flatten gal took : 524 ms
[2023-03-17 05:06:23] [INFO ] Flatten gal took : 650 ms
[2023-03-17 05:06:27] [INFO ] Input system was already deterministic with 4546 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 23 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:27] [INFO ] Flatten gal took : 188 ms
[2023-03-17 05:06:28] [INFO ] Flatten gal took : 263 ms
[2023-03-17 05:06:28] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 90 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 92 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:29] [INFO ] Flatten gal took : 173 ms
[2023-03-17 05:06:29] [INFO ] Flatten gal took : 213 ms
[2023-03-17 05:06:29] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 29 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:29] [INFO ] Flatten gal took : 223 ms
[2023-03-17 05:06:30] [INFO ] Flatten gal took : 218 ms
[2023-03-17 05:06:30] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 1755 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1756 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:32] [INFO ] Flatten gal took : 164 ms
[2023-03-17 05:06:32] [INFO ] Flatten gal took : 188 ms
[2023-03-17 05:06:32] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 12 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:33] [INFO ] Flatten gal took : 214 ms
[2023-03-17 05:06:33] [INFO ] Flatten gal took : 289 ms
[2023-03-17 05:06:34] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 1311 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1312 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:35] [INFO ] Flatten gal took : 161 ms
[2023-03-17 05:06:35] [INFO ] Flatten gal took : 184 ms
[2023-03-17 05:06:36] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 18 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:36] [INFO ] Flatten gal took : 162 ms
[2023-03-17 05:06:36] [INFO ] Flatten gal took : 188 ms
[2023-03-17 05:06:36] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 1019 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1020 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:38] [INFO ] Flatten gal took : 162 ms
[2023-03-17 05:06:38] [INFO ] Flatten gal took : 183 ms
[2023-03-17 05:06:38] [INFO ] Input system was already deterministic with 4546 transitions.
Finished random walk after 29 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=9 )
FORMULA SafeBus-COL-15-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 9 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:38] [INFO ] Flatten gal took : 187 ms
[2023-03-17 05:06:39] [INFO ] Flatten gal took : 237 ms
[2023-03-17 05:06:39] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 32 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:39] [INFO ] Flatten gal took : 161 ms
[2023-03-17 05:06:39] [INFO ] Flatten gal took : 183 ms
[2023-03-17 05:06:40] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 9 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:40] [INFO ] Flatten gal took : 215 ms
[2023-03-17 05:06:40] [INFO ] Flatten gal took : 290 ms
[2023-03-17 05:06:41] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 10 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:41] [INFO ] Flatten gal took : 189 ms
[2023-03-17 05:06:42] [INFO ] Flatten gal took : 225 ms
[2023-03-17 05:06:42] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 29 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:42] [INFO ] Flatten gal took : 161 ms
[2023-03-17 05:06:42] [INFO ] Flatten gal took : 187 ms
[2023-03-17 05:06:43] [INFO ] Input system was already deterministic with 4546 transitions.
Starting structural reductions in LTL mode, iteration 0 : 606/606 places, 4546/4546 transitions.
Applied a total of 0 rules in 9 ms. Remains 606 /606 variables (removed 0) and now considering 4546/4546 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 606/606 places, 4546/4546 transitions.
[2023-03-17 05:06:43] [INFO ] Flatten gal took : 215 ms
[2023-03-17 05:06:43] [INFO ] Flatten gal took : 290 ms
[2023-03-17 05:06:44] [INFO ] Input system was already deterministic with 4546 transitions.
[2023-03-17 05:06:45] [INFO ] Flatten gal took : 704 ms
[2023-03-17 05:06:49] [INFO ] Flatten gal took : 702 ms
[2023-03-17 05:06:53] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 192 ms.
[2023-03-17 05:06:53] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 606 places, 4546 transitions and 32329 arcs took 34 ms.
Total runtime 74235 ms.
There are residual formulas that ITS could not solve within timeout
timeout --kill-after=10s --signal=SIGINT 1m for testing only

Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: /home/mcc/BenchKit/bin//../reducer/bin//../../marcie/bin/marcie --net-file=model.pnml --mcc-file=CTLFireability.xml --memory=6 --mcc-mode

parse successfull
net created successfully

Net: Petri
(NrP: 606 NrTr: 4546 NrArc: 32329)

parse formulas
formulas created successfully
place and transition orderings generation:0m 1.273sec

net check time: 0m 0.009sec

init dd package: 0m 3.164sec

TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 9488724 kB
After kill :
MemTotal: 16393232 kB
MemFree: 16054556 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
check for maximal unmarked siphon
ok
check for constant places
ok
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok


initing FirstDep: 0m 0.064sec

10309 19121 22298 29933 38256 41968 44834 47285 50423 52206 53912 60176 68804 75107 77917 86138 94527 97936 100606 103003 106549 107568 109582 112204 114730 116372 117550 120098 123579 125563 127293 129833 130226 131598 132507 134354 135953 138191 137953 138928 144396 153389 159864 162732 170787 179021 182801 185297 187727 190747 192450 194129 202856 211474 215602 218907 226687 235102 238345 241185 243716 246563 248047 252062 252473 255024 256451 257967 260355 263528 265497 267524 269297 270326 272088 272726 275383 276388 276999 278109 279417 281387 283797 286252 286977 289457 292268 293496 295350 295711 296954 297743 298414 299878 302658 304545 305737 308276 311589 313788 315924 319099 319446 320208 321128 324253 324801 325929 326620 328741 332111 331657 331666 332891 333517 333920 335450 335689 336721 337644 338304 340080 340986 343572 344636 345484 348644 348886 350308 350000 350721 350652 351445 352016 352487 355922 354889 357120 360903 357115 357520 360463 359434 362931 370124 379007 382211 389771 398145 401793 404880 407183 410212 412541 414261 419553 428419 435108 438458 445891 454275 457962 460585 463122 466039 467649 469432 471997 474367 476396 478078 480058 483232 485348 487473

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SafeBus-COL-15"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="marciexred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marciexred"
echo " Input is SafeBus-COL-15, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r362-smll-167891812500226"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SafeBus-COL-15.tgz
mv SafeBus-COL-15 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;