About the Execution of Marcie+red for RwMutex-PT-r0500w0010
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
10217.300 | 190098.00 | 212959.00 | 1199.10 | ??????????????F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r362-smll-167891812400178.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marciexred
Input is RwMutex-PT-r0500w0010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r362-smll-167891812400178
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 8.1K Feb 25 22:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 22:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 22:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 22:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Feb 25 16:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 16:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 22:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Feb 25 22:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 25 22:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 124K Feb 25 22:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 1.1M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-00
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-01
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-02
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-03
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-04
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-05
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-06
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-07
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-08
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-09
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-10
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-11
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-12
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-13
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-14
FORMULA_NAME RwMutex-PT-r0500w0010-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679006693895
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marciexred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r0500w0010
Applying reductions before tool marcie
Invoking reducer
Running Version 202303021504
[2023-03-16 22:44:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 22:44:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 22:44:58] [INFO ] Load time of PNML (sax parser for PT used): 428 ms
[2023-03-16 22:44:58] [INFO ] Transformed 1520 places.
[2023-03-16 22:44:58] [INFO ] Transformed 1020 transitions.
[2023-03-16 22:44:58] [INFO ] Found NUPN structural information;
[2023-03-16 22:44:58] [INFO ] Parsed PT model containing 1520 places and 1020 transitions and 13040 arcs in 632 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 20 ms.
Initial state reduction rules removed 1 formulas.
FORMULA RwMutex-PT-r0500w0010-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 592 out of 1520 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 286 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
// Phase 1: matrix 1020 rows 1520 cols
[2023-03-16 22:44:58] [INFO ] Computed 1010 place invariants in 78 ms
[2023-03-16 22:45:00] [INFO ] Implicit Places using invariants in 1870 ms returned []
[2023-03-16 22:45:00] [INFO ] Invariant cache hit.
[2023-03-16 22:45:01] [INFO ] Implicit Places using invariants and state equation in 1149 ms returned []
Implicit Place search using SMT with State Equation took 3079 ms to find 0 implicit places.
[2023-03-16 22:45:01] [INFO ] Invariant cache hit.
[2023-03-16 22:45:03] [INFO ] Dead Transitions using invariants and state equation in 1446 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4816 ms. Remains : 1520/1520 places, 1020/1020 transitions.
Support contains 592 out of 1520 places after structural reductions.
[2023-03-16 22:45:04] [INFO ] Flatten gal took : 1139 ms
[2023-03-16 22:45:05] [INFO ] Flatten gal took : 743 ms
[2023-03-16 22:45:05] [INFO ] Input system was already deterministic with 1020 transitions.
Finished random walk after 3736 steps, including 1 resets, run visited all 72 properties in 710 ms. (steps per millisecond=5 )
[2023-03-16 22:45:07] [INFO ] Flatten gal took : 665 ms
[2023-03-16 22:45:08] [INFO ] Flatten gal took : 599 ms
[2023-03-16 22:45:08] [INFO ] Input system was already deterministic with 1020 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 130 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 131 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:09] [INFO ] Flatten gal took : 603 ms
[2023-03-16 22:45:09] [INFO ] Flatten gal took : 587 ms
[2023-03-16 22:45:10] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 54 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:10] [INFO ] Flatten gal took : 588 ms
[2023-03-16 22:45:11] [INFO ] Flatten gal took : 804 ms
[2023-03-16 22:45:11] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Drop transitions removed 509 transitions
Trivial Post-agglo rules discarded 509 transitions
Performed 509 trivial Post agglomeration. Transition count delta: 509
Iterating post reduction 0 with 509 rules applied. Total rules applied 509 place count 1520 transition count 511
Reduce places removed 1517 places and 0 transitions.
Ensure Unique test removed 507 transitions
Reduce isomorphic transitions removed 507 transitions.
Iterating post reduction 1 with 2024 rules applied. Total rules applied 2533 place count 3 transition count 4
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 2534 place count 3 transition count 3
Ensure Unique test removed 1 places
Iterating post reduction 2 with 1 rules applied. Total rules applied 2535 place count 2 transition count 3
Applied a total of 2535 rules in 59 ms. Remains 2 /1520 variables (removed 1518) and now considering 3/1020 (removed 1017) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 64 ms. Remains : 2/1520 places, 3/1020 transitions.
[2023-03-16 22:45:11] [INFO ] Flatten gal took : 1 ms
[2023-03-16 22:45:11] [INFO ] Flatten gal took : 0 ms
[2023-03-16 22:45:11] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 40 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 41 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:12] [INFO ] Flatten gal took : 664 ms
[2023-03-16 22:45:13] [INFO ] Flatten gal took : 620 ms
[2023-03-16 22:45:13] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 54 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:14] [INFO ] Flatten gal took : 596 ms
[2023-03-16 22:45:14] [INFO ] Flatten gal took : 592 ms
[2023-03-16 22:45:14] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 52 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:15] [INFO ] Flatten gal took : 599 ms
[2023-03-16 22:45:16] [INFO ] Flatten gal took : 627 ms
[2023-03-16 22:45:16] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 52 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 54 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:16] [INFO ] Flatten gal took : 608 ms
[2023-03-16 22:45:17] [INFO ] Flatten gal took : 585 ms
[2023-03-16 22:45:17] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 52 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:18] [INFO ] Flatten gal took : 585 ms
[2023-03-16 22:45:18] [INFO ] Flatten gal took : 582 ms
[2023-03-16 22:45:19] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 55 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:19] [INFO ] Flatten gal took : 583 ms
[2023-03-16 22:45:20] [INFO ] Flatten gal took : 585 ms
[2023-03-16 22:45:20] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Drop transitions removed 498 transitions
Trivial Post-agglo rules discarded 498 transitions
Performed 498 trivial Post agglomeration. Transition count delta: 498
Iterating post reduction 0 with 498 rules applied. Total rules applied 498 place count 1520 transition count 522
Reduce places removed 996 places and 0 transitions.
Iterating post reduction 1 with 996 rules applied. Total rules applied 1494 place count 524 transition count 522
Applied a total of 1494 rules in 216 ms. Remains 524 /1520 variables (removed 996) and now considering 522/1020 (removed 498) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 216 ms. Remains : 524/1520 places, 522/1020 transitions.
[2023-03-16 22:45:21] [INFO ] Flatten gal took : 549 ms
[2023-03-16 22:45:21] [INFO ] Flatten gal took : 543 ms
[2023-03-16 22:45:21] [INFO ] Input system was already deterministic with 522 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 54 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 54 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:22] [INFO ] Flatten gal took : 591 ms
[2023-03-16 22:45:23] [INFO ] Flatten gal took : 580 ms
[2023-03-16 22:45:23] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 72 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 73 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:24] [INFO ] Flatten gal took : 583 ms
[2023-03-16 22:45:24] [INFO ] Flatten gal took : 583 ms
[2023-03-16 22:45:24] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Drop transitions removed 497 transitions
Trivial Post-agglo rules discarded 497 transitions
Performed 497 trivial Post agglomeration. Transition count delta: 497
Iterating post reduction 0 with 497 rules applied. Total rules applied 497 place count 1520 transition count 523
Reduce places removed 994 places and 0 transitions.
Iterating post reduction 1 with 994 rules applied. Total rules applied 1491 place count 526 transition count 523
Applied a total of 1491 rules in 140 ms. Remains 526 /1520 variables (removed 994) and now considering 523/1020 (removed 497) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 141 ms. Remains : 526/1520 places, 523/1020 transitions.
[2023-03-16 22:45:25] [INFO ] Flatten gal took : 552 ms
[2023-03-16 22:45:26] [INFO ] Flatten gal took : 546 ms
[2023-03-16 22:45:26] [INFO ] Input system was already deterministic with 523 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 79 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 80 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:26] [INFO ] Flatten gal took : 581 ms
[2023-03-16 22:45:27] [INFO ] Flatten gal took : 596 ms
[2023-03-16 22:45:27] [INFO ] Input system was already deterministic with 1020 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1520/1520 places, 1020/1020 transitions.
Applied a total of 0 rules in 73 ms. Remains 1520 /1520 variables (removed 0) and now considering 1020/1020 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 73 ms. Remains : 1520/1520 places, 1020/1020 transitions.
[2023-03-16 22:45:28] [INFO ] Flatten gal took : 603 ms
[2023-03-16 22:45:29] [INFO ] Flatten gal took : 782 ms
[2023-03-16 22:45:29] [INFO ] Input system was already deterministic with 1020 transitions.
[2023-03-16 22:45:29] [INFO ] Flatten gal took : 595 ms
[2023-03-16 22:45:30] [INFO ] Flatten gal took : 584 ms
[2023-03-16 22:45:30] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 8 ms.
[2023-03-16 22:45:30] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1520 places, 1020 transitions and 13040 arcs took 18 ms.
Total runtime 32913 ms.
There are residual formulas that ITS could not solve within timeout
timeout --kill-after=10s --signal=SIGINT 1m for testing only
Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets
authors: Alex Tovchigrechko (IDD package and CTL model checking)
Martin Schwarick (Symbolic numerical analysis and CSL model checking)
Christian Rohr (Simulative and approximative numerical model checking)
marcie@informatik.tu-cottbus.de
called as: /home/mcc/BenchKit/bin//../reducer/bin//../../marcie/bin/marcie --net-file=model.pnml --mcc-file=CTLFireability.xml --memory=6 --mcc-mode
parse successfull
net created successfully
Net: Petri
(NrP: 1520 NrTr: 1020 NrArc: 13040)
parse formulas
formulas created successfully
place and transition orderings generation:0m 0.885sec
net check time: 0m 0.002sec
init dd package: 0m 3.288sec
before gc: list nodes free: 648210
after gc: idd nodes used:62587969, unused:1412031; list nodes free:7319848
RS generation: 1m55.757sec
-> last computed set: #nodes 62587451 (6.3e+07) #states 65,536 (4)
CANNOT_COMPUTE
BK_STOP 1679006883993
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
check for maximal unmarked siphon
ok
check for constant places
ok
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok
initing FirstDep: 0m 0.011sec
idd.cc:820: DD Exception: No free nodes
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0500w0010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="marciexred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marciexred"
echo " Input is RwMutex-PT-r0500w0010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r362-smll-167891812400178"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0500w0010.tgz
mv RwMutex-PT-r0500w0010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;