fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r361-smll-167891811800583
Last Updated
May 14, 2023

About the Execution of LTSMin+red for SharedMemory-COL-000100

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
7579.544 3600000.00 11930086.00 2383.90 FF?TT?FFT?TFFFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r361-smll-167891811800583.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is SharedMemory-COL-000100, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r361-smll-167891811800583
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 8.7K Feb 26 00:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 26 00:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 22:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 22:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 08:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 164K Feb 26 08:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 04:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 26 04:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-00
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-01
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-02
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-03
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-04
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-05
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-06
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-07
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-08
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-09
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-10
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-11
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-12
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-13
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-14
FORMULA_NAME SharedMemory-COL-000100-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1679386326642

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SharedMemory-COL-000100
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-21 08:12:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2023-03-21 08:12:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-21 08:12:09] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-21 08:12:10] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-21 08:12:11] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1100 ms
[2023-03-21 08:12:11] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 10401 PT places and 30200.0 transition bindings in 34 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 41 ms.
Working with output stream class java.io.PrintStream
FORMULA SharedMemory-COL-000100-ReachabilityFireability-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SharedMemory-COL-000100-ReachabilityFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA SharedMemory-COL-000100-ReachabilityFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-21 08:12:11] [INFO ] Built PT skeleton of HLPN with 6 places and 5 transitions 16 arcs in 10 ms.
[2023-03-21 08:12:11] [INFO ] Skeletonized 13 HLPN properties in 1 ms.
Remains 2 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 101 steps, including 0 resets, run visited all 1 properties in 9 ms. (steps per millisecond=11 )
[2023-03-21 08:12:11] [INFO ] Flatten gal took : 24 ms
[2023-03-21 08:12:11] [INFO ] Flatten gal took : 2 ms
Domain [P(100), P(100)] of place Ext_Mem_Acc breaks symmetries in sort P
[2023-03-21 08:12:11] [INFO ] Unfolded HLPN to a Petri net with 10401 places and 20200 transitions 80400 arcs in 388 ms.
[2023-03-21 08:12:11] [INFO ] Unfolded 13 HLPN properties in 33 ms.
Deduced a syphon composed of 100 places in 38 ms
Reduce places removed 100 places and 100 transitions.
Interrupted random walk after 2701 steps, including 0 resets, run timeout after 30024 ms. (steps per millisecond=0 ) properties seen 8
FORMULA SharedMemory-COL-000100-ReachabilityFireability-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityFireability-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityFireability-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityFireability-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityFireability-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityFireability-00 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Interrupted Best-First random walk after 3638 steps, including 0 resets, run timeout after 5723 ms. (steps per millisecond=0 ) properties seen 0
Interrupted Best-First random walk after 2462 steps, including 0 resets, run timeout after 5275 ms. (steps per millisecond=0 ) properties seen 0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 3615 ms. (steps per millisecond=2 ) properties (out of 5) seen :0
Interrupted Best-First random walk after 2454 steps, including 0 resets, run timeout after 5131 ms. (steps per millisecond=0 ) properties seen 0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 4698 ms. (steps per millisecond=2 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
// Phase 1: matrix 20100 rows 10301 cols
[2023-03-21 08:13:11] [INFO ] Computed 201 place invariants in 3440 ms
[2023-03-21 08:13:17] [INFO ] [Real]Absence check using 201 positive place invariants in 518 ms returned sat
[2023-03-21 08:13:36] [INFO ] After 9478ms SMT Verify possible using state equation in real domain returned unsat :2 sat :0 real:1
[2023-03-21 08:13:36] [INFO ] After 9523ms SMT Verify possible using trap constraints in real domain returned unsat :2 sat :0 real:1
[2023-03-21 08:13:36] [INFO ] After 25155ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:1
[2023-03-21 08:13:40] [INFO ] [Nat]Absence check using 201 positive place invariants in 647 ms returned sat
[2023-03-21 08:14:01] [INFO ] After 10414ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :2
[2023-03-21 08:14:01] [INFO ] After 10417ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :2
Attempting to minimize the solution found.
Minimization took 12 ms.
[2023-03-21 08:14:01] [INFO ] After 25037ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :2
FORMULA SharedMemory-COL-000100-ReachabilityFireability-14 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SharedMemory-COL-000100-ReachabilityFireability-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 5 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 10301 out of 10301 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 10301/10301 places, 20100/20100 transitions.
Applied a total of 0 rules in 298 ms. Remains 10301 /10301 variables (removed 0) and now considering 20100/20100 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 303 ms. Remains : 10301/10301 places, 20100/20100 transitions.
Interrupted random walk after 2494 steps, including 0 resets, run timeout after 30031 ms. (steps per millisecond=0 ) properties seen 0
Interrupted Best-First random walk after 2854 steps, including 0 resets, run timeout after 5716 ms. (steps per millisecond=0 ) properties seen 0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 3886 ms. (steps per millisecond=2 ) properties (out of 3) seen :0
Interrupted Best-First random walk after 1968 steps, including 0 resets, run timeout after 5464 ms. (steps per millisecond=0 ) properties seen 0
Interrupted probabilistic random walk after 117978 steps, run timeout after 135267 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 117978 steps, saw 116995 distinct states, run finished after 135274 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 3 properties.
[2023-03-21 08:17:02] [INFO ] Invariant cache hit.
[2023-03-21 08:17:06] [INFO ] [Real]Absence check using 201 positive place invariants in 467 ms returned sat
[2023-03-21 08:17:27] [INFO ] After 11050ms SMT Verify possible using state equation in real domain returned unsat :0 sat :0 real:1
[2023-03-21 08:17:27] [INFO ] After 11081ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-21 08:17:27] [INFO ] After 25048ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-21 08:17:31] [INFO ] [Nat]Absence check using 201 positive place invariants in 463 ms returned sat
[2023-03-21 08:17:52] [INFO ] After 10919ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-21 08:17:52] [INFO ] After 10920ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-21 08:17:52] [INFO ] After 25024ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 10301 out of 10301 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 10301/10301 places, 20100/20100 transitions.
Applied a total of 0 rules in 177 ms. Remains 10301 /10301 variables (removed 0) and now considering 20100/20100 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 177 ms. Remains : 10301/10301 places, 20100/20100 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 10301/10301 places, 20100/20100 transitions.
Applied a total of 0 rules in 159 ms. Remains 10301 /10301 variables (removed 0) and now considering 20100/20100 (removed 0) transitions.
[2023-03-21 08:17:53] [INFO ] Invariant cache hit.
[2023-03-21 08:17:54] [INFO ] Implicit Places using invariants in 1556 ms returned []
Implicit Place search using SMT only with invariants took 1558 ms to find 0 implicit places.
[2023-03-21 08:17:54] [INFO ] Invariant cache hit.
[2023-03-21 08:17:55] [INFO ] Dead Transitions using invariants and state equation in 1428 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3150 ms. Remains : 10301/10301 places, 20100/20100 transitions.
Applied a total of 0 rules in 160 ms. Remains 10301 /10301 variables (removed 0) and now considering 20100/20100 (removed 0) transitions.
Running SMT prover for 3 properties.
[2023-03-21 08:17:56] [INFO ] Invariant cache hit.
[2023-03-21 08:18:00] [INFO ] [Real]Absence check using 201 positive place invariants in 477 ms returned sat
[2023-03-21 08:18:37] [INFO ] After 27308ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-21 08:18:39] [INFO ] After 29035ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1 real:1
Attempting to minimize the solution found.
Minimization took 688 ms.
[2023-03-21 08:18:39] [INFO ] After 43498ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1 real:1
[2023-03-21 08:18:43] [INFO ] [Nat]Absence check using 201 positive place invariants in 499 ms returned sat
[2023-03-21 08:19:21] [INFO ] After 27056ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-21 08:19:23] [INFO ] After 29831ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 1535 ms.
[2023-03-21 08:19:25] [INFO ] After 45553ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
[2023-03-21 08:19:26] [INFO ] Export to MCC of 3 properties in file /home/mcc/execution/ReachabilityFireability.sr.xml took 144 ms.
[2023-03-21 08:19:26] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 10301 places, 20100 transitions and 80000 arcs took 92 ms.
[2023-03-21 08:19:28] [INFO ] Flatten gal took : 1283 ms
Total runtime 438515 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --inv-bin-par --invariant=/tmp/497/inv_0_ --invariant=/tmp/497/inv_1_ --invariant=/tmp/497/inv_2_ --inv-par
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 8527160 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16053452 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
mcc2023

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SharedMemory-COL-000100"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is SharedMemory-COL-000100, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r361-smll-167891811800583"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SharedMemory-COL-000100.tgz
mv SharedMemory-COL-000100 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;