Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r360-smll-167891810400554.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsmin
Input is SharedMemory-COL-000010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r360-smll-167891810400554
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 520K
-rw-r--r-- 1 mcc users 8.9K Feb 25 14:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 25 14:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 25 14:01 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 14:01 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 14:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 25 14:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 14:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Feb 25 14:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 12K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-00
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-01
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-02
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-03
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-04
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-05
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-06
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-07
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-08
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-09
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-10
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-11
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-12
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-13
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-14
FORMULA_NAME SharedMemory-COL-000010-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679413427674

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsmin
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SharedMemory-COL-000010
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-21 15:43:50] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-21 15:43:50] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-21 15:43:50] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-21 15:43:50] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-21 15:43:51] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 613 ms
[2023-03-21 15:43:51] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 141 PT places and 320.0 transition bindings in 21 ms.
Parsed 16 properties from file ./CTLFireability.xml in 33 ms.
[2023-03-21 15:43:51] [INFO ] Unfolded HLPN to a Petri net with 141 places and 220 transitions 840 arcs in 82 ms.
[2023-03-21 15:43:51] [INFO ] Unfolded 16 HLPN properties in 3 ms.
Reduce places removed 0 places and 10 transitions.
[2023-03-21 15:43:51] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 71 ms.
[2023-03-21 15:43:51] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 141 places, 210 transitions and 800 arcs took 3 ms.
Total runtime 1051 ms.
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/440/ctl_0_ --ctl=/tmp/440/ctl_1_ --ctl=/tmp/440/ctl_2_ --ctl=/tmp/440/ctl_3_ --ctl=/tmp/440/ctl_4_ --ctl=/tmp/440/ctl_5_ --ctl=/tmp/440/ctl_6_ --ctl=/tmp/440/ctl_7_ --ctl=/tmp/440/ctl_8_ --ctl=/tmp/440/ctl_9_ --ctl=/tmp/440/ctl_10_ --ctl=/tmp/440/ctl_11_ --ctl=/tmp/440/ctl_12_ --ctl=/tmp/440/ctl_13_ --ctl=/tmp/440/ctl_14_ --ctl=/tmp/440/ctl_15_ --mu-par --mu-opt
FORMULA SharedMemory-COL-000010-CTLFireability-00 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-02 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-04 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-05 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-07 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-08 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-09 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-10 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-11 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-12 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-13 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-14 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA SharedMemory-COL-000010-CTLFireability-15 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN

BK_STOP 1679413467156

--------------------
content from stderr:

mcc2023
ctl formula name SharedMemory-COL-000010-CTLFireability-00
ctl formula formula --ctl=/tmp/440/ctl_0_
ctl formula name SharedMemory-COL-000010-CTLFireability-01
ctl formula formula --ctl=/tmp/440/ctl_1_
ctl formula name SharedMemory-COL-000010-CTLFireability-02
ctl formula formula --ctl=/tmp/440/ctl_2_
ctl formula name SharedMemory-COL-000010-CTLFireability-03
ctl formula formula --ctl=/tmp/440/ctl_3_
ctl formula name SharedMemory-COL-000010-CTLFireability-04
ctl formula formula --ctl=/tmp/440/ctl_4_
ctl formula name SharedMemory-COL-000010-CTLFireability-05
ctl formula formula --ctl=/tmp/440/ctl_5_
ctl formula name SharedMemory-COL-000010-CTLFireability-06
ctl formula formula --ctl=/tmp/440/ctl_6_
ctl formula name SharedMemory-COL-000010-CTLFireability-07
ctl formula formula --ctl=/tmp/440/ctl_7_
ctl formula name SharedMemory-COL-000010-CTLFireability-08
ctl formula formula --ctl=/tmp/440/ctl_8_
ctl formula name SharedMemory-COL-000010-CTLFireability-09
ctl formula formula --ctl=/tmp/440/ctl_9_
ctl formula name SharedMemory-COL-000010-CTLFireability-10
ctl formula formula --ctl=/tmp/440/ctl_10_
ctl formula name SharedMemory-COL-000010-CTLFireability-11
ctl formula formula --ctl=/tmp/440/ctl_11_
ctl formula name SharedMemory-COL-000010-CTLFireability-12
ctl formula formula --ctl=/tmp/440/ctl_12_
ctl formula name SharedMemory-COL-000010-CTLFireability-13
ctl formula formula --ctl=/tmp/440/ctl_13_
ctl formula name SharedMemory-COL-000010-CTLFireability-14
ctl formula formula --ctl=/tmp/440/ctl_14_
ctl formula name SharedMemory-COL-000010-CTLFireability-15
ctl formula formula --ctl=/tmp/440/ctl_15_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 141 places, 210 transitions and 800 arcs
pnml2lts-sym: Petri net SharedMemory_COL_000010_unf analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 210->200 groups
pnml2lts-sym: Regrouping took 0.120 real 0.120 user 0.000 sys
pnml2lts-sym: state vector length is 141; there are 200 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 26230 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.400 real 1.570 user 0.030 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: state space has 1830519 states, 16130 nodes
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/440/ctl_1_ holds for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/440/ctl_15_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_14_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_13_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_2_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/440/ctl_4_ holds for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_12_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_5_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_3_ holds for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_6_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_8_ holds for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_7_ holds for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_10_ holds for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_11_ holds for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_9_ holds for the initial state
pnml2lts-sym: Formula /tmp/440/ctl_0_ does not hold for the initial state
pnml2lts-sym: group_next: 1829 nodes total
pnml2lts-sym: group_explored: 2125 nodes, 1350 short vectors total
pnml2lts-sym: max token count: 1
*** segmentation fault ***

Please send information on how to reproduce this problem to:
ltsmin-support@lists.utwente.nl
along with all output preceding this message.
In addition, include the following information:
Package: ltsmin 3.1.0
Stack trace:
*** segmentation fault ***

Please send information on how to reproduce this problem to:
ltsmin-support@lists.utwente.nl
along with all output preceding this message.
In addition, include the following information:
Package: ltsmin 3.1.0
Stack trace:
*** segmentation fault ***

Please send information on how to reproduce this problem to:
ltsmin-support@lists.utwente.nl
along with all output preceding this message.
In addition, include the following information:
Package: ltsmin 3.1.0
Stack trace:
0: pnml2lts-sym(+0x9b684) [0x559822e5a684]
1: pnml2lts-sym(+0x9b726) [0x559822e5a726]
2: /lib/x86_64-linux-gnu/libpthread.so.0(+0x13140) [0x7fb7e5471140]
3: /lib/x86_64-linux-gnu/libc.so.6(+0x87870) [0x7fb7e51b1870]
4: /lib/x86_64-linux-gnu/libpthread.so.0(+0x7ebf) [0x7fb7e5465ebf]
5: /lib/x86_64-linux-gnu/libc.so.6(clone+0x3f) [0x7fb7e5226a2f]

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SharedMemory-COL-000010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsmin"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsmin"
echo " Input is SharedMemory-COL-000010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r360-smll-167891810400554"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SharedMemory-COL-000010.tgz
mv SharedMemory-COL-000010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;