Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r360-smll-167891809700157.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsmin
Input is RwMutex-PT-r0010w2000, examination is UpperBounds
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r360-smll-167891809700157
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.1M
-rw-r--r-- 1 mcc users 5.8K Feb 25 23:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 56K Feb 25 23:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 23:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 23:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 01:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 143K Feb 26 01:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 00:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Feb 26 00:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 3.6M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of positive values
NUM_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-00
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-01
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-02
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-03
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-04
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-05
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-06
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-07
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-08
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-09
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-10
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-11
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-12
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-13
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-14
FORMULA_NAME RwMutex-PT-r0010w2000-UpperBounds-15

=== Now, execution of the tool begins

BK_START 1679068997656

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsmin
BK_EXAMINATION=UpperBounds
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r0010w2000
Not applying reductions.
Model is PT
UpperBounds PT
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --maxsum=/tmp/374/ub_0_ --maxsum=/tmp/374/ub_1_ --maxsum=/tmp/374/ub_2_ --maxsum=/tmp/374/ub_3_ --maxsum=/tmp/374/ub_4_ --maxsum=/tmp/374/ub_5_ --maxsum=/tmp/374/ub_6_ --maxsum=/tmp/374/ub_7_ --maxsum=/tmp/374/ub_8_ --maxsum=/tmp/374/ub_9_ --maxsum=/tmp/374/ub_10_ --maxsum=/tmp/374/ub_11_ --maxsum=/tmp/374/ub_12_ --maxsum=/tmp/374/ub_13_ --maxsum=/tmp/374/ub_14_ --maxsum=/tmp/374/ub_15_
FORMULA RwMutex-PT-r0010w2000-UpperBounds-00 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-01 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-02 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-03 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-04 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-05 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-06 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-07 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-08 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-09 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-10 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-11 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-12 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-13 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-14 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w2000-UpperBounds-15 1 TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN

BK_STOP 1679070236075

--------------------
content from stderr:

mcc2023
ub formula name RwMutex-PT-r0010w2000-UpperBounds-00
ub formula formula --maxsum=/tmp/374/ub_0_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-01
ub formula formula --maxsum=/tmp/374/ub_1_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-02
ub formula formula --maxsum=/tmp/374/ub_2_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-03
ub formula formula --maxsum=/tmp/374/ub_3_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-04
ub formula formula --maxsum=/tmp/374/ub_4_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-05
ub formula formula --maxsum=/tmp/374/ub_5_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-06
ub formula formula --maxsum=/tmp/374/ub_6_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-07
ub formula formula --maxsum=/tmp/374/ub_7_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-08
ub formula formula --maxsum=/tmp/374/ub_8_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-09
ub formula formula --maxsum=/tmp/374/ub_9_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-10
ub formula formula --maxsum=/tmp/374/ub_10_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-11
ub formula formula --maxsum=/tmp/374/ub_11_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-12
ub formula formula --maxsum=/tmp/374/ub_12_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-13
ub formula formula --maxsum=/tmp/374/ub_13_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-14
ub formula formula --maxsum=/tmp/374/ub_14_
ub formula name RwMutex-PT-r0010w2000-UpperBounds-15
ub formula formula --maxsum=/tmp/374/ub_15_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 4030 places, 4020 transitions and 48060 arcs
pnml2lts-sym: Petri net RwMutex-PT-r0010w2000 analyzed
pnml2lts-sym: There are safe places
pnml2lts-sym: Loading Petri net took 0.160 real 0.120 user 0.040 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 4020->4020 groups
pnml2lts-sym: Regrouping took 21.390 real 21.330 user 0.030 sys
pnml2lts-sym: state vector length is 4030; there are 4020 groups
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Computing maximum sum over 1 state variables.
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: got initial state
pnml2lts-sym: Exploration took 3089950 group checks and 0 next state calls
pnml2lts-sym: reachability took 1170.300 real 4674.890 user 1.020 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.150 real 0.590 user 0.000 sys
pnml2lts-sym: state space has 3024 states, 2057063 nodes
pnml2lts-sym: Maximum sum of /tmp/374/ub_0_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_1_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_2_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_3_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_4_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_5_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_6_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_7_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_8_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_9_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_10_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_11_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_12_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_13_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_14_ is: 1
pnml2lts-sym: Maximum sum of /tmp/374/ub_15_ is: 1
pnml2lts-sym: group_next: 76110 nodes total
pnml2lts-sym: group_explored: 68068 nodes, 2054050 short vectors total
pnml2lts-sym: max token count: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0010w2000"
export BK_EXAMINATION="UpperBounds"
export BK_TOOL="ltsmin"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsmin"
echo " Input is RwMutex-PT-r0010w2000, examination is UpperBounds"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r360-smll-167891809700157"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0010w2000.tgz
mv RwMutex-PT-r0010w2000 execution
cd execution
if [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "UpperBounds" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] || [ "UpperBounds" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "UpperBounds" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "UpperBounds" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "UpperBounds.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property UpperBounds.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "UpperBounds.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' UpperBounds.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "UpperBounds" = "ReachabilityDeadlock" ] || [ "UpperBounds" = "QuasiLiveness" ] || [ "UpperBounds" = "StableMarking" ] || [ "UpperBounds" = "Liveness" ] || [ "UpperBounds" = "OneSafe" ] ; then
echo "FORMULA_NAME UpperBounds"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;