fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r359-smll-167891809300618
Last Updated
May 14, 2023

About the Execution of LoLa+red for SharedMemory-COL-005000

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16157.331 157343.00 227724.00 22387.60 ?????????T?????? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r359-smll-167891809300618.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SharedMemory-COL-005000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r359-smll-167891809300618
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 644K
-rw-r--r-- 1 mcc users 5.3K Feb 25 13:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 43K Feb 25 13:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 13:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 13:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 16:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 13:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 13:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K Feb 25 13:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 25 13:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 234K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-00
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-01
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-02
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-03
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-04
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-05
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-06
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-07
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-08
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-09
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-10
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-11
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-12
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-13
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-14
FORMULA_NAME SharedMemory-COL-005000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679216189584

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SharedMemory-COL-005000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 08:56:33] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 08:56:33] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 08:56:33] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 08:56:33] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 08:56:34] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1202 ms
[2023-03-19 08:56:34] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 25020001 PT places and 7.501E7 transition bindings in 300 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 27 ms.
[2023-03-19 08:56:34] [INFO ] Built PT skeleton of HLPN with 6 places and 5 transitions 16 arcs in 35 ms.
[2023-03-19 08:56:34] [INFO ] Skeletonized 9 HLPN properties in 8 ms. Removed 7 properties that had guard overlaps.
Initial state reduction rules removed 1 formulas.
FORMULA SharedMemory-COL-005000-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 1 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 5003 steps, including 1 resets, run visited all 1 properties in 16 ms. (steps per millisecond=312 )
[2023-03-19 08:56:34] [INFO ] Flatten gal took : 21 ms
[2023-03-19 08:56:34] [INFO ] Flatten gal took : 3 ms
Domain [P(5000), P(5000)] of place Ext_Mem_Acc breaks symmetries in sort P
starting LoLA
BK_INPUT SharedMemory-COL-005000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
CTLFireability

BK_STOP 1679216346927

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 66 (type SKEL/FNDP) for 6 SharedMemory-COL-005000-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: NOTDEADLOCKFREE
lola: start findlow
lola: LAUNCH task # 67 (type SKEL/EQUN) for 6 SharedMemory-COL-005000-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: CHECK FINDLOW FOR TRANS Begin_Ext_Acc
lola: TR BINDINGS
lola: LAUNCH task # 68 (type SKEL/SRCH) for 6 SharedMemory-COL-005000-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 69 (type SKEL/SRCH) for 6 SharedMemory-COL-005000-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for SharedMemory-COL-005000-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 66 (type FNDP) for SharedMemory-COL-005000-CTLFireability-02 (obsolete)
lola: CANCELED task # 67 (type EQUN) for SharedMemory-COL-005000-CTLFireability-02 (obsolete)
lola: CANCELED task # 69 (type SRCH) for SharedMemory-COL-005000-CTLFireability-02 (obsolete)
lola: INVENT VAR FOR PLACE Ext_Bus
lola: INVENT VAR FOR PLACE Queue
lola: INVENT VAR FOR PLACE Memory
lola: CHECK EQ TRANS Begin_Ext_Acc
lola: FINISHED task # 69 (type SKEL/SRCH) for SharedMemory-COL-005000-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 66 (type SKEL/FNDP) for SharedMemory-COL-005000-CTLFireability-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-67.sara.

lola: FINISHED task # 67 (type SKEL/EQUN) for SharedMemory-COL-005000-CTLFireability-02
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 6 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 11 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 16 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 21 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 31 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 36 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-005000-CTLFireability-00: SP ECTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-02: AG 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-08: CONJ 0 0 0 0 4 0 0 0
SharedMemory-COL-005000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
SharedMemory-COL-005000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
SharedMemory-COL-005000-CTLFireability-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: TR BINDINGS DONE
lola: Places: 25020001, Transitions: 50010000
lola: Place/transition net would exceed node limit
lola: syntax error -- aborting [#01]
lola: see manual for a documentation of this error
lola: last error message: Inappropriate ioctl for device

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-005000-CTLFireability-00: SP ECTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-01: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-02: AG unknown AGGR
SharedMemory-COL-005000-CTLFireability-03: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-04: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-05: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-06: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-07: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-08: CONJ unknown CONJ
SharedMemory-COL-005000-CTLFireability-09: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-10: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-11: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-12: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-13: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-14: CTL unknown AGGR
SharedMemory-COL-005000-CTLFireability-15: DISJ unknown DISJ


Time elapsed: 56 secs. Pages in use: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SharedMemory-COL-005000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SharedMemory-COL-005000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r359-smll-167891809300618"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SharedMemory-COL-005000.tgz
mv SharedMemory-COL-005000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;