Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r359-smll-167891809100506.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ServersAndClients-PT-200080, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r359-smll-167891809100506
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 8.1K Feb 26 03:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 26 03:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 26 03:33 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 03:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:52 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:52 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:52 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:52 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 03:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 109K Feb 26 03:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 26 03:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 26 03:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:52 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:52 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 9.9M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-00
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-01
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-02
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-03
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-04
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-05
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-06
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-07
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-08
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-09
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-10
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-11
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-12
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-13
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-14
FORMULA_NAME ServersAndClients-PT-200080-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679132394765

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ServersAndClients-PT-200080
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-18 09:39:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-18 09:39:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 09:39:58] [INFO ] Load time of PNML (sax parser for PT used): 1216 ms
[2023-03-18 09:39:58] [INFO ] Transformed 16881 places.
[2023-03-18 09:39:58] [INFO ] Transformed 32400 transitions.
[2023-03-18 09:39:58] [INFO ] Parsed PT model containing 16881 places and 32400 transitions and 97600 arcs in 1488 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 25 ms.
Support contains 166 out of 16881 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 406 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
// Phase 1: matrix 32400 rows 16881 cols
[2023-03-18 09:40:00] [INFO ] Computed 481 place invariants in 841 ms
[2023-03-18 09:40:03] [INFO ] Implicit Places using invariants in 4073 ms returned []
Implicit Place search using SMT only with invariants took 4134 ms to find 0 implicit places.
[2023-03-18 09:40:03] [INFO ] Invariant cache hit.
[2023-03-18 09:40:06] [INFO ] Dead Transitions using invariants and state equation in 2529 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7098 ms. Remains : 16881/16881 places, 32400/32400 transitions.
Support contains 166 out of 16881 places after structural reductions.
[2023-03-18 09:40:08] [INFO ] Flatten gal took : 1839 ms
[2023-03-18 09:40:10] [INFO ] Flatten gal took : 1277 ms
[2023-03-18 09:40:12] [INFO ] Input system was already deterministic with 32400 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1363 ms. (steps per millisecond=7 ) properties (out of 92) seen :52
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 39) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Running SMT prover for 38 properties.
[2023-03-18 09:40:15] [INFO ] Invariant cache hit.
[2023-03-18 09:40:37] [INFO ] [Real]Absence check using 281 positive place invariants in 1316 ms returned sat
[2023-03-18 09:40:37] [INFO ] [Real]Absence check using 281 positive and 200 generalized place invariants in 671 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-18 09:40:40] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-18 09:40:40] [INFO ] After 25273ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 38 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 63 out of 16881 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Drop transitions removed 12937 transitions
Trivial Post-agglo rules discarded 12937 transitions
Performed 12937 trivial Post agglomeration. Transition count delta: 12937
Iterating post reduction 0 with 12937 rules applied. Total rules applied 12937 place count 16881 transition count 19463
Reduce places removed 12937 places and 0 transitions.
Performed 828 Post agglomeration using F-continuation condition.Transition count delta: 828
Iterating post reduction 1 with 13765 rules applied. Total rules applied 26702 place count 3944 transition count 18635
Reduce places removed 872 places and 0 transitions.
Ensure Unique test removed 8600 transitions
Reduce isomorphic transitions removed 8600 transitions.
Iterating post reduction 2 with 9472 rules applied. Total rules applied 36174 place count 3072 transition count 10035
Drop transitions removed 4965 transitions
Redundant transition composition rules discarded 4965 transitions
Iterating global reduction 3 with 4965 rules applied. Total rules applied 41139 place count 3072 transition count 5070
Partial Free-agglomeration rule applied 188 times.
Drop transitions removed 188 transitions
Iterating global reduction 3 with 188 rules applied. Total rules applied 41327 place count 3072 transition count 5070
Applied a total of 41327 rules in 5794 ms. Remains 3072 /16881 variables (removed 13809) and now considering 5070/32400 (removed 27330) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5797 ms. Remains : 3072/16881 places, 5070/32400 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 708 ms. (steps per millisecond=14 ) properties (out of 35) seen :13
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Running SMT prover for 21 properties.
// Phase 1: matrix 5070 rows 3072 cols
[2023-03-18 09:40:47] [INFO ] Computed 437 place invariants in 46 ms
[2023-03-18 09:40:49] [INFO ] [Real]Absence check using 237 positive place invariants in 229 ms returned sat
[2023-03-18 09:40:49] [INFO ] [Real]Absence check using 237 positive and 200 generalized place invariants in 117 ms returned sat
[2023-03-18 09:40:55] [INFO ] After 5297ms SMT Verify possible using state equation in real domain returned unsat :12 sat :9
[2023-03-18 09:40:59] [INFO ] After 8857ms SMT Verify possible using trap constraints in real domain returned unsat :12 sat :9
Attempting to minimize the solution found.
Minimization took 1956 ms.
[2023-03-18 09:41:01] [INFO ] After 14101ms SMT Verify possible using all constraints in real domain returned unsat :12 sat :9
Fused 21 Parikh solutions to 9 different solutions.
Finished Parikh walk after 2 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=2 )
Parikh walk visited 9 properties in 45 ms.
Successfully simplified 15 atomic propositions for a total of 16 simplifications.
[2023-03-18 09:41:02] [INFO ] Flatten gal took : 907 ms
[2023-03-18 09:41:03] [INFO ] Flatten gal took : 1054 ms
[2023-03-18 09:41:05] [INFO ] Input system was already deterministic with 32400 transitions.
Support contains 107 out of 16881 places (down from 120) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 154 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 157 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:07] [INFO ] Flatten gal took : 918 ms
[2023-03-18 09:41:08] [INFO ] Flatten gal took : 898 ms
[2023-03-18 09:41:10] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 157 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 164 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:11] [INFO ] Flatten gal took : 871 ms
[2023-03-18 09:41:12] [INFO ] Flatten gal took : 969 ms
[2023-03-18 09:41:14] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Drop transitions removed 15999 transitions
Trivial Post-agglo rules discarded 15999 transitions
Performed 15999 trivial Post agglomeration. Transition count delta: 15999
Iterating post reduction 0 with 15999 rules applied. Total rules applied 15999 place count 16881 transition count 16401
Reduce places removed 16078 places and 0 transitions.
Ensure Unique test removed 15600 transitions
Reduce isomorphic transitions removed 15600 transitions.
Iterating post reduction 1 with 31678 rules applied. Total rules applied 47677 place count 803 transition count 801
Drop transitions removed 199 transitions
Redundant transition composition rules discarded 199 transitions
Iterating global reduction 2 with 199 rules applied. Total rules applied 47876 place count 803 transition count 602
Discarding 199 places :
Implicit places reduction removed 199 places
Drop transitions removed 398 transitions
Trivial Post-agglo rules discarded 398 transitions
Performed 398 trivial Post agglomeration. Transition count delta: 398
Iterating post reduction 2 with 597 rules applied. Total rules applied 48473 place count 604 transition count 204
Reduce places removed 597 places and 0 transitions.
Ensure Unique test removed 198 transitions
Reduce isomorphic transitions removed 198 transitions.
Iterating post reduction 3 with 795 rules applied. Total rules applied 49268 place count 7 transition count 6
Applied a total of 49268 rules in 360 ms. Remains 7 /16881 variables (removed 16874) and now considering 6/32400 (removed 32394) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 361 ms. Remains : 7/16881 places, 6/32400 transitions.
[2023-03-18 09:41:14] [INFO ] Flatten gal took : 0 ms
[2023-03-18 09:41:14] [INFO ] Flatten gal took : 0 ms
[2023-03-18 09:41:14] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 148 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 149 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:15] [INFO ] Flatten gal took : 845 ms
[2023-03-18 09:41:16] [INFO ] Flatten gal took : 935 ms
[2023-03-18 09:41:18] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 139 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 140 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:19] [INFO ] Flatten gal took : 964 ms
[2023-03-18 09:41:20] [INFO ] Flatten gal took : 880 ms
[2023-03-18 09:41:22] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Drop transitions removed 14548 transitions
Trivial Post-agglo rules discarded 14548 transitions
Performed 14548 trivial Post agglomeration. Transition count delta: 14548
Iterating post reduction 0 with 14548 rules applied. Total rules applied 14548 place count 16881 transition count 17852
Reduce places removed 14548 places and 0 transitions.
Performed 450 Post agglomeration using F-continuation condition.Transition count delta: 450
Iterating post reduction 1 with 14998 rules applied. Total rules applied 29546 place count 2333 transition count 17402
Reduce places removed 523 places and 0 transitions.
Ensure Unique test removed 14400 transitions
Reduce isomorphic transitions removed 14400 transitions.
Iterating post reduction 2 with 14923 rules applied. Total rules applied 44469 place count 1810 transition count 3002
Drop transitions removed 398 transitions
Redundant transition composition rules discarded 398 transitions
Iterating global reduction 3 with 398 rules applied. Total rules applied 44867 place count 1810 transition count 2604
Applied a total of 44867 rules in 859 ms. Remains 1810 /16881 variables (removed 15071) and now considering 2604/32400 (removed 29796) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 860 ms. Remains : 1810/16881 places, 2604/32400 transitions.
[2023-03-18 09:41:23] [INFO ] Flatten gal took : 64 ms
[2023-03-18 09:41:23] [INFO ] Flatten gal took : 71 ms
[2023-03-18 09:41:23] [INFO ] Input system was already deterministic with 2604 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 145 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 146 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:24] [INFO ] Flatten gal took : 828 ms
[2023-03-18 09:41:25] [INFO ] Flatten gal took : 923 ms
[2023-03-18 09:41:27] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 125 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 126 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:28] [INFO ] Flatten gal took : 798 ms
[2023-03-18 09:41:29] [INFO ] Flatten gal took : 875 ms
[2023-03-18 09:41:30] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 123 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 125 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:31] [INFO ] Flatten gal took : 791 ms
[2023-03-18 09:41:32] [INFO ] Flatten gal took : 879 ms
[2023-03-18 09:41:33] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 129 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 130 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:35] [INFO ] Flatten gal took : 791 ms
[2023-03-18 09:41:35] [INFO ] Flatten gal took : 824 ms
[2023-03-18 09:41:37] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 125 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 127 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:38] [INFO ] Flatten gal took : 787 ms
[2023-03-18 09:41:39] [INFO ] Flatten gal took : 878 ms
[2023-03-18 09:41:40] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 127 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 128 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:41] [INFO ] Flatten gal took : 850 ms
[2023-03-18 09:41:42] [INFO ] Flatten gal took : 916 ms
[2023-03-18 09:41:44] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 143 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 144 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:45] [INFO ] Flatten gal took : 842 ms
[2023-03-18 09:41:46] [INFO ] Flatten gal took : 886 ms
[2023-03-18 09:41:47] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 131 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 135 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:49] [INFO ] Flatten gal took : 878 ms
[2023-03-18 09:41:50] [INFO ] Flatten gal took : 987 ms
[2023-03-18 09:41:51] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 196 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 202 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:53] [INFO ] Flatten gal took : 876 ms
[2023-03-18 09:41:54] [INFO ] Flatten gal took : 907 ms
[2023-03-18 09:41:55] [INFO ] Input system was already deterministic with 32400 transitions.
Starting structural reductions in LTL mode, iteration 0 : 16881/16881 places, 32400/32400 transitions.
Applied a total of 0 rules in 131 ms. Remains 16881 /16881 variables (removed 0) and now considering 32400/32400 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 135 ms. Remains : 16881/16881 places, 32400/32400 transitions.
[2023-03-18 09:41:56] [INFO ] Flatten gal took : 789 ms
[2023-03-18 09:41:57] [INFO ] Flatten gal took : 883 ms
[2023-03-18 09:41:59] [INFO ] Input system was already deterministic with 32400 transitions.
[2023-03-18 09:42:00] [INFO ] Flatten gal took : 905 ms
[2023-03-18 09:42:00] [INFO ] Flatten gal took : 885 ms
[2023-03-18 09:42:00] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-18 09:42:01] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 16881 places, 32400 transitions and 97600 arcs took 133 ms.
Total runtime 123808 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ServersAndClients-PT-200080
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA ServersAndClients-PT-200080-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ServersAndClients-PT-200080-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ServersAndClients-PT-200080-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ServersAndClients-PT-200080-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ServersAndClients-PT-200080-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679133721210

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-02: EG 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-02: EG 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-02: EG 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 68 (type SKEL/SRCH) for 18 ServersAndClients-PT-200080-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for ServersAndClients-PT-200080-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: planning for ServersAndClients-PT-200080-CTLFireability-06 stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 70 (type SKEL/FNDP) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/EQUN) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SKEL/SRCH) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SKEL/SRCH) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type SKEL/FNDP) for ServersAndClients-PT-200080-CTLFireability-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 71 (type EQUN) for ServersAndClients-PT-200080-CTLFireability-12 (obsolete)
lola: CANCELED task # 72 (type SRCH) for ServersAndClients-PT-200080-CTLFireability-12 (obsolete)
lola: CANCELED task # 73 (type SRCH) for ServersAndClients-PT-200080-CTLFireability-12 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/375/CTLFireability-71.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 71 (type SKEL/EQUN) for ServersAndClients-PT-200080-CTLFireability-12
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-02: EG 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-12: CONJ 0 0 0 0 2 0 0 2
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 848 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 74 (type SKEL/SRCH) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SKEL/SRCH) for ServersAndClients-PT-200080-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-02: EG 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-12: CONJ 0 0 0 0 5 0 0 2
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-14: DISJ 0 0 0 0 2 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 853 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-02: EG 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-12: CONJ 0 0 0 0 5 0 0 2
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-14: DISJ 0 0 0 0 2 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 858 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 77 (type EXCL) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 136 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 75 (type FNDP) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SRCH) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 77 (type EXCL) for ServersAndClients-PT-200080-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 75 (type FNDP) for ServersAndClients-PT-200080-CTLFireability-12 (obsolete)
lola: CANCELED task # 76 (type EQUN) for ServersAndClients-PT-200080-CTLFireability-12 (obsolete)
lola: CANCELED task # 78 (type SRCH) for ServersAndClients-PT-200080-CTLFireability-12 (obsolete)
lola: FINISHED task # 75 (type FNDP) for ServersAndClients-PT-200080-CTLFireability-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-02: EG 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-12: CONJ 0 0 0 0 7 0 0 4
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-14: DISJ 0 0 0 0 2 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 863 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/375/CTLFireability-76.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 33 (type EXCL) for 30 ServersAndClients-PT-200080-CTLFireability-10
lola: time limit : 152 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for ServersAndClients-PT-200080-CTLFireability-10
lola: result : true
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 76 (type EQUN) for ServersAndClients-PT-200080-CTLFireability-12
lola: result : true
lola: LAUNCH task # 7 (type EXCL) for 6 ServersAndClients-PT-200080-CTLFireability-02
lola: time limit : 160 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 7 (type EXCL) for ServersAndClients-PT-200080-CTLFireability-02
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 58 ServersAndClients-PT-200080-CTLFireability-14
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for ServersAndClients-PT-200080-CTLFireability-14
lola: result : true
lola: markings : 602
lola: fired transitions : 1810
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-12: CONJ 0 0 0 0 8 0 0 3
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 868 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 79 (type EXCL) for 40 ServersAndClients-PT-200080-CTLFireability-12
lola: time limit : 195 sec
lola: memory limit: 32 pages
lola: FINISHED task # 79 (type EXCL) for ServersAndClients-PT-200080-CTLFireability-12
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 873 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 878 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 883 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 888 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 16 (type EXCL) for 15 ServersAndClients-PT-200080-CTLFireability-05
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ServersAndClients-PT-200080-CTLFireability-05
lola: result : false
lola: markings : 1403
lola: fired transitions : 7044
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 893 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 898 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 903 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 908 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 913 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 918 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 923 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 928 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 933 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 938 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 943 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 948 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 953 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 958 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 963 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 968 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 973 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 978 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 983 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 988 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 993 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 998 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1003 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1008 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1013 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1018 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1023 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1028 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1033 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1038 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1043 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1048 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1053 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1058 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1063 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1068 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1073 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1078 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1083 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1088 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1093 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1098 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1103 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1108 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1113 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1120 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1125 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1130 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1135 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1140 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1145 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1150 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1155 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1160 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1165 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1170 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1175 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1180 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1185 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1190 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ServersAndClients-PT-200080-CTLFireability-02: EG true state space / EG
ServersAndClients-PT-200080-CTLFireability-05: CTL false CTL model checker
ServersAndClients-PT-200080-CTLFireability-06: CTL false skeleton: CTL model checker
ServersAndClients-PT-200080-CTLFireability-12: CONJ false state space / EG
ServersAndClients-PT-200080-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ServersAndClients-PT-200080-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
ServersAndClients-PT-200080-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
ServersAndClients-PT-200080-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1195 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 491 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ServersAndClients-PT-200080"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ServersAndClients-PT-200080, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r359-smll-167891809100506"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ServersAndClients-PT-200080.tgz
mv ServersAndClients-PT-200080 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;