Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r358-smll-167891807600319.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SatelliteMemory-PT-X01500Y0046, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r358-smll-167891807600319
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 7.7K Feb 26 12:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 12:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 12:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 12:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.2K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:50 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:50 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:50 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:50 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 12:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 156K Feb 26 12:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 26 12:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 26 12:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:50 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:50 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 12 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rwxr-xr-x 1 mcc users 5.5K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-00
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-01
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-02
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-03
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-06
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-07
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-09
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-10
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-11
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-13
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-14
FORMULA_NAME SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1679062107104

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SatelliteMemory-PT-X01500Y0046
Not applying reductions.
Model is PT
ReachabilityFireability PT
starting LoLA
BK_INPUT SatelliteMemory-PT-X01500Y0046
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
ReachabilityFireability

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679062122142

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 30 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 31 (type CNST) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-10
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 62 (type EXCL) for 24 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 24 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type EQUN) for 24 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SRCH) for 24 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-59.sara.
sara: place or transition ordering is non-deterministic
lola: CANCELED task # 61 (type SRCH) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08 (memory limit exceeded)

lola: FINISHED task # 59 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08
lola: result : false
lola: CANCELED task # 55 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08 (obsolete)
lola: CANCELED task # 62 (type EXCL) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08 (obsolete)
lola: LAUNCH task # 137 (type EXCL) for 39 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-13
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 100 (type FNDP) for 15 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 123 (type EQUN) for 15 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 141 (type SRCH) for 15 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08
lola: result : unknown
lola: fired transitions : 3861347
lola: tried executions : 5
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 137 (type EXCL) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-13
lola: result : true
lola: markings : 2817
lola: fired transitions : 2816
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 121 (type EXCL) for 21 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-07
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 121 (type EXCL) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-07
lola: result : true
lola: markings : 2999
lola: fired transitions : 2998
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 102 (type EXCL) for 18 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-06
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 102 (type EXCL) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-06
lola: result : true
lola: markings : 2817
lola: fired transitions : 2816
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 89 (type EXCL) for 3 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-01
lola: time limit : 326 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-123.sara.
lola: FINISHED task # 89 (type EXCL) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-01
lola: result : true
lola: markings : 3186
lola: fired transitions : 3185
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 133 (type EXCL) for 9 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-03
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: FINISHED task # 133 (type EXCL) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-03
lola: result : true
lola: markings : 232
lola: fired transitions : 277
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 95 (type EXCL) for 0 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-00
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: FINISHED task # 95 (type EXCL) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-00
lola: result : true
lola: markings : 3186
lola: fired transitions : 3185
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 82 (type EXCL) for 12 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04
lola: time limit : 448 sec
lola: memory limit: 32 pages

lola: FINISHED task # 123 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05
lola: result : false
lola: CANCELED task # 100 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05 (obsolete)
lola: CANCELED task # 141 (type SRCH) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05 (obsolete)
lola: LAUNCH task # 79 (type FNDP) for 6 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type FNDP) for 36 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type EQUN) for 6 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 100 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05
lola: result : unknown
lola: fired transitions : 1799983
lola: tried executions : 3
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-97.sara.

lola: FINISHED task # 97 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-02
lola: result : false
lola: CANCELED task # 79 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-02 (obsolete)
lola: LAUNCH task # 50 (type FNDP) for 27 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type EQUN) for 27 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 79 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-02
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: fired transitions : 97256
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-51.sara.

lola: FINISHED task # 51 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-09
lola: result : false
lola: CANCELED task # 50 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-09 (obsolete)
lola: LAUNCH task # 52 (type FNDP) for 45 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 45 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-09
lola: result : unknown
lola: fired transitions : 691319
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-53.sara.

lola: FINISHED task # 53 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-15
lola: result : false
lola: CANCELED task # 52 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-15 (obsolete)
lola: LAUNCH task # 71 (type FNDP) for 42 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type EQUN) for 42 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 52 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-15
lola: result : unknown
lola: fired transitions : 59860
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-72.sara.
lola: FINISHED task # 71 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-14
lola: result : true
lola: fired transitions : 2815
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 72 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-14 (obsolete)
lola: LAUNCH task # 111 (type FNDP) for 33 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type EQUN) for 33 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-14
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-117.sara.
lola: FINISHED task # 111 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-11
lola: result : true
lola: fired transitions : 119665
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 117 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-11 (obsolete)
lola: LAUNCH task # 104 (type EQUN) for 36 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 134 (type SRCH) for 36 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 117 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-11
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-104.sara.

lola: FINISHED task # 104 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12
lola: result : false
lola: CANCELED task # 84 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12 (obsolete)
lola: CANCELED task # 134 (type SRCH) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12 (obsolete)
lola: LAUNCH task # 48 (type FNDP) for 12 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 12 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 81 (type SRCH) for 12 SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12
lola: result : unknown
lola: fired transitions : 2611466
lola: tried executions : 4
lola: time used : 2.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-49.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 49 (type EQUN) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04
lola: result : true
lola: CANCELED task # 48 (type FNDP) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04 (obsolete)
lola: CANCELED task # 81 (type SRCH) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04 (obsolete)
lola: CANCELED task # 82 (type EXCL) for SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-00: EF true tandem / relaxed
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-01: EF true tandem / relaxed
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-02: AG true state equation
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-03: AG false tandem / relaxed
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-04: EF true state equation
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-05: AG true state equation
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-06: EF true tandem / relaxed
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-07: EF true tandem / relaxed
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-08: AG true state equation
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-09: EF false state equation
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-10: INITIAL false preprocessing
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-11: AG false findpath
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-12: AG true state equation
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-13: EF true tandem / relaxed
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-14: EF true findpath
SatelliteMemory-PT-X01500Y0046-ReachabilityFireability-15: EF false state equation


Time elapsed: 15 secs. Pages in use: 12

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SatelliteMemory-PT-X01500Y0046"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SatelliteMemory-PT-X01500Y0046, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r358-smll-167891807600319"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SatelliteMemory-PT-X01500Y0046.tgz
mv SatelliteMemory-PT-X01500Y0046 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;