fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r358-smll-167891807300162
Last Updated
May 14, 2023

About the Execution of LoLA for RwMutex-PT-r0020w0010

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1027.195 121435.00 122650.00 545.90 TFFFFFFTTFFTFFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r358-smll-167891807300162.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RwMutex-PT-r0020w0010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r358-smll-167891807300162
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 6.3K Feb 25 22:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 25 22:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 25 22:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 22:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 22:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 22:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 22:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 25 22:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 47K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-00
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-01
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-02
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-03
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-04
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-05
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-06
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-07
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-08
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-09
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-10
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-11
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-12
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-13
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-14
FORMULA_NAME RwMutex-PT-r0020w0010-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678972235388

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r0020w0010
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT RwMutex-PT-r0020w0010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA RwMutex-PT-r0020w0010-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0020w0010-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678972356823

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 68 (type EXCL) for 38 RwMutex-PT-r0020w0010-CTLFireability-10
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-10
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 16 (type EXCL) for 15 RwMutex-PT-r0020w0010-CTLFireability-05
lola: time limit : 144 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 72 (type FNDP) for 18 RwMutex-PT-r0020w0010-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type EQUN) for 18 RwMutex-PT-r0020w0010-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 18 RwMutex-PT-r0020w0010-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SRCH) for RwMutex-PT-r0020w0010-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: planning for (null) stopped (result already fixed).
lola: FINISHED task # 16 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-05
lola: Created skeleton in 0.000000 secs.
lola: result : false
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 74 (type EXCL) for 18 RwMutex-PT-r0020w0010-CTLFireability-06
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type FNDP) for RwMutex-PT-r0020w0010-CTLFireability-06
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: CANCELED task # 73 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-06 (obsolete)
lola: CANCELED task # 74 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 54 (type EXCL) for 49 RwMutex-PT-r0020w0010-CTLFireability-11
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 80 (type SKEL/SRCH) for 21 RwMutex-PT-r0020w0010-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 54 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-11
lola: result : false
lola: markings : 11
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 79 (type EXCL) for 27 RwMutex-PT-r0020w0010-CTLFireability-09
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 77 (type FNDP) for 27 RwMutex-PT-r0020w0010-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type EQUN) for 27 RwMutex-PT-r0020w0010-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SKEL/SRCH) for RwMutex-PT-r0020w0010-CTLFireability-07
lola: result : true
lola: markings : 3
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 79 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-09
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for RwMutex-PT-r0020w0010-CTLFireability-09 (obsolete)
lola: CANCELED task # 78 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-09 (obsolete)
lola: LAUNCH task # 1 (type EXCL) for 0 RwMutex-PT-r0020w0010-CTLFireability-00
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: FINISHED task # 73 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-06
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 82 (type FNDP) for 49 RwMutex-PT-r0020w0010-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type EQUN) for 49 RwMutex-PT-r0020w0010-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SRCH) for 49 RwMutex-PT-r0020w0010-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 82 (type FNDP) for RwMutex-PT-r0020w0010-CTLFireability-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 83 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-11 (obsolete)
lola: CANCELED task # 85 (type SRCH) for RwMutex-PT-r0020w0010-CTLFireability-11 (obsolete)
lola: FINISHED task # 77 (type FNDP) for RwMutex-PT-r0020w0010-CTLFireability-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 1 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-00
lola: result : true
lola: markings : 16
lola: fired transitions : 92
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 RwMutex-PT-r0020w0010-CTLFireability-04
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/CTLFireability-83.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-78.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 86 (type FNDP) for 62 RwMutex-PT-r0020w0010-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 62 RwMutex-PT-r0020w0010-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola:
rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 89 (type SRCH) for 62 RwMutex-PT-r0020w0010-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

lola: FINISHED task # 89 (type SRCH) for RwMutex-PT-r0020w0010-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 83 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-11
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 78 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-09
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 86 (type FNDP) for RwMutex-PT-r0020w0010-CTLFireability-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 87 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-14 (obsolete)
lola: FINISHED task # 87 (type EQUN) for RwMutex-PT-r0020w0010-CTLFireability-14
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/400 3/32 RwMutex-PT-r0020w0010-CTLFireability-04 621602 m, 124320 m/sec, 6599823 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/400 4/32 RwMutex-PT-r0020w0010-CTLFireability-04 784943 m, 32668 m/sec, 12638485 t fired, .

Time elapsed: 10 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/400 4/32 RwMutex-PT-r0020w0010-CTLFireability-04 920317 m, 27074 m/sec, 18548106 t fired, .

Time elapsed: 15 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/400 5/32 RwMutex-PT-r0020w0010-CTLFireability-04 1013859 m, 18708 m/sec, 24279569 t fired, .

Time elapsed: 20 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/400 5/32 RwMutex-PT-r0020w0010-CTLFireability-04 1048571 m, 6942 m/sec, 30572686 t fired, .

Time elapsed: 25 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/400 5/32 RwMutex-PT-r0020w0010-CTLFireability-04 1048586 m, 3 m/sec, 37410650 t fired, .

Time elapsed: 30 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-04
lola: result : false
lola: markings : 1048586
lola: fired transitions : 42141847
lola: time used : 33.000000
lola: memory pages used : 5
lola: LAUNCH task # 66 (type EXCL) for 65 RwMutex-PT-r0020w0010-CTLFireability-15
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 2/445 2/32 RwMutex-PT-r0020w0010-CTLFireability-15 362318 m, 72463 m/sec, 2276379 t fired, .

Time elapsed: 35 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 7/445 5/32 RwMutex-PT-r0020w0010-CTLFireability-15 1048003 m, 137137 m/sec, 8395884 t fired, .

Time elapsed: 40 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 12/445 5/32 RwMutex-PT-r0020w0010-CTLFireability-15 1048536 m, 106 m/sec, 14946970 t fired, .

Time elapsed: 45 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 66 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-15
lola: result : false
lola: markings : 1048586
lola: fired transitions : 22020446
lola: time used : 17.000000
lola: memory pages used : 5
lola: LAUNCH task # 60 (type EXCL) for 59 RwMutex-PT-r0020w0010-CTLFireability-13
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-13
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 56 RwMutex-PT-r0020w0010-CTLFireability-12
lola: time limit : 591 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-12
lola: result : false
lola: markings : 17
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 RwMutex-PT-r0020w0010-CTLFireability-08
lola: time limit : 710 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 0/710 1/32 RwMutex-PT-r0020w0010-CTLFireability-08 30766 m, 6153 m/sec, 360597 t fired, .

Time elapsed: 50 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/710 2/32 RwMutex-PT-r0020w0010-CTLFireability-08 454778 m, 84802 m/sec, 5723966 t fired, .

Time elapsed: 55 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/710 4/32 RwMutex-PT-r0020w0010-CTLFireability-08 850777 m, 79199 m/sec, 10972173 t fired, .

Time elapsed: 60 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/710 5/32 RwMutex-PT-r0020w0010-CTLFireability-08 1013770 m, 32598 m/sec, 17099240 t fired, .

Time elapsed: 65 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 25 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-08
lola: result : true
lola: markings : 1048586
lola: fired transitions : 24218893
lola: time used : 20.000000
lola: memory pages used : 5
lola: LAUNCH task # 7 (type EXCL) for 6 RwMutex-PT-r0020w0010-CTLFireability-02
lola: time limit : 882 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 0/882 1/32 RwMutex-PT-r0020w0010-CTLFireability-02 105442 m, 21088 m/sec, 591453 t fired, .

Time elapsed: 70 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/882 5/32 RwMutex-PT-r0020w0010-CTLFireability-02 1048028 m, 188517 m/sec, 8483926 t fired, .

Time elapsed: 75 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/882 5/32 RwMutex-PT-r0020w0010-CTLFireability-02 1048557 m, 105 m/sec, 16536904 t fired, .

Time elapsed: 80 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-02
lola: result : false
lola: markings : 1048586
lola: fired transitions : 22020127
lola: time used : 13.000000
lola: memory pages used : 5
lola: LAUNCH task # 22 (type EXCL) for 21 RwMutex-PT-r0020w0010-CTLFireability-07
lola: time limit : 1172 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-07
lola: result : true
lola: markings : 2
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 RwMutex-PT-r0020w0010-CTLFireability-03
lola: time limit : 1758 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 2/1758 2/32 RwMutex-PT-r0020w0010-CTLFireability-03 413783 m, 82756 m/sec, 2698097 t fired, .

Time elapsed: 85 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0020w0010-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 7/1758 4/32 RwMutex-PT-r0020w0010-CTLFireability-03 941374 m, 105518 m/sec, 9798302 t fired, .

Time elapsed: 90 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-03
lola: result : false
lola: markings : 1048586
lola: fired transitions : 13107402
lola: time used : 9.000000
lola: memory pages used : 5
lola: LAUNCH task # 4 (type EXCL) for 3 RwMutex-PT-r0020w0010-CTLFireability-01
lola: time limit : 3508 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/3508 3/32 RwMutex-PT-r0020w0010-CTLFireability-01 518570 m, 103714 m/sec, 3899744 t fired, .

Time elapsed: 95 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 8/3508 5/32 RwMutex-PT-r0020w0010-CTLFireability-01 1048177 m, 105921 m/sec, 10330267 t fired, .

Time elapsed: 100 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 13/3508 5/32 RwMutex-PT-r0020w0010-CTLFireability-01 1048570 m, 78 m/sec, 18455379 t fired, .

Time elapsed: 105 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 18/3508 5/32 RwMutex-PT-r0020w0010-CTLFireability-01 1048586 m, 3 m/sec, 27126168 t fired, .

Time elapsed: 110 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 23/3508 5/32 RwMutex-PT-r0020w0010-CTLFireability-01 1048586 m, 0 m/sec, 34663763 t fired, .

Time elapsed: 115 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0020w0010-CTLFireability-01: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 28/3508 5/32 RwMutex-PT-r0020w0010-CTLFireability-01 1048586 m, 0 m/sec, 42954524 t fired, .

Time elapsed: 120 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for RwMutex-PT-r0020w0010-CTLFireability-01
lola: result : false
lola: markings : 1048586
lola: fired transitions : 45089848
lola: time used : 29.000000
lola: memory pages used : 5
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0020w0010-CTLFireability-00: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-01: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-03: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-06: AG false findpath
RwMutex-PT-r0020w0010-CTLFireability-07: EGEF true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-09: CONJ false state space
RwMutex-PT-r0020w0010-CTLFireability-10: CONJ false state space /EXEF
RwMutex-PT-r0020w0010-CTLFireability-11: DISJ true findpath
RwMutex-PT-r0020w0010-CTLFireability-12: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0020w0010-CTLFireability-14: EF true findpath
RwMutex-PT-r0020w0010-CTLFireability-15: CTL false CTL model checker


Time elapsed: 121 secs. Pages in use: 5

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0020w0010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0020w0010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r358-smll-167891807300162"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0020w0010.tgz
mv RwMutex-PT-r0020w0010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;