Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r350-tall-167889220400464.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool gold2022
Input is RefineWMG-PT-025026, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r350-tall-167889220400464
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 7.3K Feb 26 16:06 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 16:06 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 26 16:06 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 26 16:06 CTLFireability.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 56K Mar 5 18:23 model.pnml
-rw-r--r-- 1 mcc users 11K Feb 26 16:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 26 16:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 26 16:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Feb 26 16:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:43 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-00
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-01
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-02
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-03
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-04
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-05
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-06
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-07
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-08
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-09
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-10
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-11
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-12
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-13
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-14
FORMULA_NAME RefineWMG-PT-025026-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679265643312

gold2022
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> gold2022 --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

*************************************
* TAPAAL verifying CTLFireability *
*************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF
MF=/home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml
CPN OverApproximation is only usable on colored models
Time left: 3590
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (16 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 3590 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./CTLFireability.xml

Time left: 3590

---------------------------------------------------
Step 1: Parallel processing
---------------------------------------------------
Doing parallel verification of individual queries (16 in total)
Each query is verified by 4 parallel strategies for 299 seconds
------------------- QUERY 1 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.078641 on verification
@@@0.08,59784@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 1 -n

FORMULA RefineWMG-PT-025026-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3590
------------------- QUERY 2 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.049389 on verification
@@@0.05,59692@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 2 -n

FORMULA RefineWMG-PT-025026-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3589
------------------- QUERY 3 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.045538 on verification
@@@0.04,59668@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 3 -n

FORMULA RefineWMG-PT-025026-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3589
------------------- QUERY 4 ----------------------
No solution found
Command terminated by signal 9
@@@65.21,10110092@@@
Command terminated by signal 9
@@@183.43,8998496@@@


Time left: 3288
------------------- QUERY 5 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 2.05774 on verification
@@@2.08,314812@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 5 -n

FORMULA RefineWMG-PT-025026-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3285
------------------- QUERY 6 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.046006 on verification
@@@0.05,59772@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 6 -n

FORMULA RefineWMG-PT-025026-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 3285
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@57.01,8961096@@@
Command terminated by signal 9
@@@135.22,9127128@@@


Time left: 2984
------------------- QUERY 8 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.053476 on verification
@@@0.06,59744@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ DFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 8 -n

FORMULA RefineWMG-PT-025026-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2983
------------------- QUERY 9 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.054647 on verification
@@@0.05,59844@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 9 -n

FORMULA RefineWMG-PT-025026-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2983
------------------- QUERY 10 ----------------------
No solution found
Command terminated by signal 9
@@@60.91,9099896@@@
Command terminated by signal 9
@@@147.94,8729404@@@


Time left: 2682
------------------- QUERY 11 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.050258 on verification


Query index 0 was solved
Query is satisfied.

Spent 0.053633 on verification
@@@0.06,59696@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -s\ BestFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 11 -n
@@@0.07,59512@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 11 -n

FORMULA RefineWMG-PT-025026-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2681
------------------- QUERY 12 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.047332 on verification
@@@0.05,59540@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 12 -n

FORMULA RefineWMG-PT-025026-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2681
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@56.31,8959644@@@
Command terminated by signal 9
@@@136.43,9086092@@@


Time left: 2379
------------------- QUERY 14 ----------------------
No solution found
Command terminated by signal 9
@@@60.71,9238952@@@
Command terminated by signal 9
@@@160.03,9369932@@@


Time left: 2077
------------------- QUERY 15 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is NOT satisfied.

Spent 0.108835 on verification
@@@0.13,62208@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 15 -n

FORMULA RefineWMG-PT-025026-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2077
------------------- QUERY 16 ----------------------
Solution found by parallel processing (step 1)


Query index 0 was solved
Query is satisfied.

Spent 0.049587 on verification
@@@0.05,59852@@@
parallel: This job succeeded:
eval /usr/bin/time -f "@@@%e,%M@@@" /home/mcc/BenchKit/bin/verifypn -n -tar\ -s\ RDFS\ -q\ 0\ -l\ 0\ -d\ 119 /home/mcc/BenchKit/bin/tmp/tmp.4kbWbIyyBd /home/mcc/BenchKit/bin/tmp/tmp.ZByTw0liRF --binary-query-io 1 -x 16 -n

FORMULA RefineWMG-PT-025026-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT STATE_COMPRESSION SAT_SMT STUBBORN_SETS CTL_CZERO
Time left: 2077
---------------------------------------------------
Step 2: Sequential processing
---------------------------------------------------
Remaining 5 queries are verified sequentially.
Each query is verified for a dynamic timeout (at least 598 seconds)
Time left: 2077
------------------- QUERY 4 ----------------------
Running query 4 for 598 seconds. Remaining: 5 queries and 2077 seconds
No solution found
Command terminated by signal 9
@@@83.98,13035300@@@
Command terminated by signal 9
@@@439.89,16147400@@@


Time left: 1636
------------------- QUERY 7 ----------------------
Running query 7 for 598 seconds. Remaining: 4 queries and 1636 seconds
No solution found
Command terminated by signal 9
@@@71.27,11175700@@@
Command terminated by signal 9
@@@235.27,16148444@@@


Time left: 1401
------------------- QUERY 10 ----------------------
Running query 10 for 598 seconds. Remaining: 3 queries and 1401 seconds
No solution found
Command terminated by signal 9
@@@73.97,11358516@@@
Command terminated by signal 9
@@@253.38,16147444@@@


Time left: 1147
------------------- QUERY 13 ----------------------
Running query 13 for 598 seconds. Remaining: 2 queries and 1147 seconds
No solution found
Command terminated by signal 9
@@@68.36,11124916@@@
Command terminated by signal 9
@@@225.78,16149084@@@


Time left: 921
------------------- QUERY 14 ----------------------
Running query 14 for 921 seconds. Remaining: 1 queries and 921 seconds
No solution found
Command terminated by signal 9
@@@69.06,11108628@@@
Command terminated by signal 9
@@@225.94,16147548@@@


Time left: 695
Time left: 695
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (5 in total)
Each query is verified by 4 parallel strategies for 139 seconds
------------------- QUERY 4 ----------------------
No solution found
Command terminated by signal 9
@@@29.45,4350644@@@
Command terminated by signal 9
@@@48.92,5600972@@@
Command terminated by signal 9
@@@67.32,8115700@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@116.86,16023704@@@


Time left: 578
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@25.59,4105760@@@
Command terminated by signal 9
@@@34.33,5493828@@@
Command terminated by signal 9
@@@52.42,8241416@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@105.25,16018084@@@


Time left: 472
------------------- QUERY 10 ----------------------
No solution found
Command terminated by signal 9
@@@32.69,5111900@@@
Command terminated by signal 9
@@@43.83,6748388@@@
Command terminated by signal 9
@@@66.01,8136028@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@117.82,16017444@@@


Time left: 354
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@26.13,4096868@@@
Command terminated by signal 9
@@@34.94,5442552@@@
Command terminated by signal 9
@@@52.17,8190232@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@103.82,16005252@@@


Time left: 250
------------------- QUERY 14 ----------------------
No solution found
Command terminated by signal 9
@@@25.38,4072064@@@
Command terminated by signal 9
@@@33.93,5442556@@@
Command terminated by signal 9
@@@51.34,8169744@@@
terminate called after throwing an instance of 'std::bad_alloc'
what(): std::bad_alloc
Command terminated by signal 6
@@@102.29,15996828@@@


Time left: 147
Time left: 147
---------------------------------------------------
Step 4: Random Parallel processing
---------------------------------------------------
Doing random parallel verification of individual queries (5 in total)
Each query is verified by 4 parallel strategies for 29 seconds
------------------- QUERY 4 ----------------------
No solution found
Command terminated by signal 9
@@@26.39,4129408@@@


Time left: 116
------------------- QUERY 7 ----------------------
No solution found
Command terminated by signal 9
@@@25.73,4066328@@@


Time left: 84
------------------- QUERY 10 ----------------------
No solution found
Command terminated by signal 9
@@@26.42,4066968@@@


Time left: 53
------------------- QUERY 13 ----------------------
No solution found
Command terminated by signal 9
@@@24.98,4092904@@@


Time left: 21
------------------- QUERY 14 ----------------------
No solution found



Time left: -4
Out of time, terminating!
terminated-with-cleanup

BK_STOP 1679269237117

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-025026"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="gold2022"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool gold2022"
echo " Input is RefineWMG-PT-025026, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r350-tall-167889220400464"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-025026.tgz
mv RefineWMG-PT-025026 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;