Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r329-tall-167889202100514.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is Referendum-PT-0500, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r329-tall-167889202100514
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 19M
-rw-r--r-- 1 mcc users 496K Feb 26 19:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 2.3M Feb 26 19:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 255K Feb 26 18:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.8M Feb 26 18:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 257K Feb 25 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 881K Feb 25 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 80K Feb 25 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 404K Feb 25 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.4M Feb 26 21:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 6.1M Feb 26 21:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 511K Feb 26 20:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 3.5M Feb 26 20:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 40K Feb 25 16:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 93K Feb 25 16:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 571K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Referendum-PT-0500-CTLFireability-00
FORMULA_NAME Referendum-PT-0500-CTLFireability-01
FORMULA_NAME Referendum-PT-0500-CTLFireability-02
FORMULA_NAME Referendum-PT-0500-CTLFireability-03
FORMULA_NAME Referendum-PT-0500-CTLFireability-04
FORMULA_NAME Referendum-PT-0500-CTLFireability-05
FORMULA_NAME Referendum-PT-0500-CTLFireability-06
FORMULA_NAME Referendum-PT-0500-CTLFireability-07
FORMULA_NAME Referendum-PT-0500-CTLFireability-08
FORMULA_NAME Referendum-PT-0500-CTLFireability-09
FORMULA_NAME Referendum-PT-0500-CTLFireability-10
FORMULA_NAME Referendum-PT-0500-CTLFireability-11
FORMULA_NAME Referendum-PT-0500-CTLFireability-12
FORMULA_NAME Referendum-PT-0500-CTLFireability-13
FORMULA_NAME Referendum-PT-0500-CTLFireability-14
FORMULA_NAME Referendum-PT-0500-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679143476076

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Referendum-PT-0500
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-18 12:44:37] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-18 12:44:37] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 12:44:37] [INFO ] Load time of PNML (sax parser for PT used): 100 ms
[2023-03-18 12:44:37] [INFO ] Transformed 1501 places.
[2023-03-18 12:44:37] [INFO ] Transformed 1001 transitions.
[2023-03-18 12:44:37] [INFO ] Found NUPN structural information;
[2023-03-18 12:44:37] [INFO ] Parsed PT model containing 1501 places and 1001 transitions and 2501 arcs in 170 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 74 ms.
Support contains 501 out of 1501 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1501/1501 places, 1001/1001 transitions.
Reduce places removed 1000 places and 0 transitions.
Ensure Unique test removed 500 transitions
Reduce isomorphic transitions removed 500 transitions.
Iterating post reduction 0 with 1500 rules applied. Total rules applied 1500 place count 501 transition count 501
Applied a total of 1500 rules in 47 ms. Remains 501 /1501 variables (removed 1000) and now considering 501/1001 (removed 500) transitions.
// Phase 1: matrix 501 rows 501 cols
[2023-03-18 12:44:38] [INFO ] Computed 0 place invariants in 15 ms
[2023-03-18 12:44:38] [INFO ] Implicit Places using invariants in 245 ms returned []
[2023-03-18 12:44:38] [INFO ] Invariant cache hit.
[2023-03-18 12:44:38] [INFO ] Implicit Places using invariants and state equation in 280 ms returned []
Implicit Place search using SMT with State Equation took 550 ms to find 0 implicit places.
[2023-03-18 12:44:38] [INFO ] Invariant cache hit.
[2023-03-18 12:44:38] [INFO ] Dead Transitions using invariants and state equation in 247 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 501/1501 places, 501/1001 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 845 ms. Remains : 501/1501 places, 501/1001 transitions.
Support contains 501 out of 501 places after structural reductions.
[2023-03-18 12:44:39] [INFO ] Flatten gal took : 233 ms
[2023-03-18 12:44:40] [INFO ] Flatten gal took : 129 ms
[2023-03-18 12:44:41] [INFO ] Input system was already deterministic with 501 transitions.
Incomplete random walk after 10000 steps, including 19 resets, run finished after 436 ms. (steps per millisecond=22 ) properties (out of 51) seen :49
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 437 ms. (steps per millisecond=22 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 886 ms. (steps per millisecond=11 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-18 12:44:42] [INFO ] Invariant cache hit.
[2023-03-18 12:44:44] [INFO ] After 1540ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0
Fused 2 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
FORMULA Referendum-PT-0500-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-18 12:44:45] [INFO ] Flatten gal took : 83 ms
[2023-03-18 12:44:45] [INFO ] Flatten gal took : 87 ms
[2023-03-18 12:44:46] [INFO ] Input system was already deterministic with 501 transitions.
Computed a total of 501 stabilizing places and 501 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 501 transition count 501
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 4 formulas.
FORMULA Referendum-PT-0500-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Referendum-PT-0500-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Applied a total of 0 rules in 4 ms. Remains 501 /501 variables (removed 0) and now considering 501/501 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 501/501 places, 501/501 transitions.
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 31 ms
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 32 ms
[2023-03-18 12:44:46] [INFO ] Input system was already deterministic with 501 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Applied a total of 0 rules in 3 ms. Remains 501 /501 variables (removed 0) and now considering 501/501 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 501/501 places, 501/501 transitions.
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 30 ms
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 33 ms
[2023-03-18 12:44:46] [INFO ] Input system was already deterministic with 501 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Applied a total of 0 rules in 3 ms. Remains 501 /501 variables (removed 0) and now considering 501/501 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 501/501 places, 501/501 transitions.
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 36 ms
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 33 ms
[2023-03-18 12:44:46] [INFO ] Input system was already deterministic with 501 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Applied a total of 0 rules in 2 ms. Remains 501 /501 variables (removed 0) and now considering 501/501 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 501/501 places, 501/501 transitions.
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 31 ms
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 35 ms
[2023-03-18 12:44:46] [INFO ] Input system was already deterministic with 501 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Applied a total of 0 rules in 10 ms. Remains 501 /501 variables (removed 0) and now considering 501/501 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 501/501 places, 501/501 transitions.
[2023-03-18 12:44:46] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 35 ms
FORMULA Referendum-PT-0500-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 27 ms
[2023-03-18 12:44:46] [INFO ] Input system was already deterministic with 501 transitions.
Support contains 0 out of 501 places (down from 501) after GAL structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Applied a total of 0 rules in 2 ms. Remains 501 /501 variables (removed 0) and now considering 501/501 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 501/501 places, 501/501 transitions.
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 44 ms
[2023-03-18 12:44:46] [INFO ] Flatten gal took : 49 ms
[2023-03-18 12:44:47] [INFO ] Input system was already deterministic with 501 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Applied a total of 0 rules in 2 ms. Remains 501 /501 variables (removed 0) and now considering 501/501 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 501/501 places, 501/501 transitions.
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 35 ms
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 38 ms
[2023-03-18 12:44:47] [INFO ] Input system was already deterministic with 501 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Discarding 478 places :
Symmetric choice reduction at 0 with 478 rule applications. Total rules 478 place count 23 transition count 23
Iterating global reduction 0 with 478 rules applied. Total rules applied 956 place count 23 transition count 23
Applied a total of 956 rules in 20 ms. Remains 23 /501 variables (removed 478) and now considering 23/501 (removed 478) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 23/501 places, 23/501 transitions.
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 1 ms
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 1 ms
[2023-03-18 12:44:47] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Discarding 495 places :
Symmetric choice reduction at 0 with 495 rule applications. Total rules 495 place count 6 transition count 6
Iterating global reduction 0 with 495 rules applied. Total rules applied 990 place count 6 transition count 6
Applied a total of 990 rules in 9 ms. Remains 6 /501 variables (removed 495) and now considering 6/501 (removed 495) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 6/501 places, 6/501 transitions.
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 0 ms
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 0 ms
[2023-03-18 12:44:47] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Graph (complete) has 500 edges and 501 vertex of which 6 are kept as prefixes of interest. Removing 495 places using SCC suffix rule.2 ms
Discarding 495 places :
Also discarding 495 output transitions
Drop transitions removed 495 transitions
Applied a total of 1 rules in 3 ms. Remains 6 /501 variables (removed 495) and now considering 6/501 (removed 495) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 6/501 places, 6/501 transitions.
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 0 ms
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 0 ms
[2023-03-18 12:44:47] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Discarding 491 places :
Symmetric choice reduction at 0 with 491 rule applications. Total rules 491 place count 10 transition count 10
Iterating global reduction 0 with 491 rules applied. Total rules applied 982 place count 10 transition count 10
Applied a total of 982 rules in 8 ms. Remains 10 /501 variables (removed 491) and now considering 10/501 (removed 491) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 10/501 places, 10/501 transitions.
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 0 ms
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 1 ms
[2023-03-18 12:44:47] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Graph (complete) has 500 edges and 501 vertex of which 2 are kept as prefixes of interest. Removing 499 places using SCC suffix rule.1 ms
Discarding 499 places :
Also discarding 499 output transitions
Drop transitions removed 499 transitions
Applied a total of 1 rules in 2 ms. Remains 2 /501 variables (removed 499) and now considering 2/501 (removed 499) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 2/501 places, 2/501 transitions.
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 1 ms
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 0 ms
[2023-03-18 12:44:47] [INFO ] Input system was already deterministic with 2 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 501/501 places, 501/501 transitions.
Graph (complete) has 500 edges and 501 vertex of which 3 are kept as prefixes of interest. Removing 498 places using SCC suffix rule.1 ms
Discarding 498 places :
Also discarding 498 output transitions
Drop transitions removed 498 transitions
Applied a total of 1 rules in 2 ms. Remains 3 /501 variables (removed 498) and now considering 3/501 (removed 498) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 3/501 places, 3/501 transitions.
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 0 ms
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 0 ms
[2023-03-18 12:44:47] [INFO ] Input system was already deterministic with 3 transitions.
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 81 ms
[2023-03-18 12:44:47] [INFO ] Flatten gal took : 69 ms
[2023-03-18 12:44:48] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 38 ms.
[2023-03-18 12:44:48] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 501 places, 501 transitions and 1001 arcs took 3 ms.
Total runtime 10560 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/474/ctl_0_ --ctl=/tmp/474/ctl_1_ --ctl=/tmp/474/ctl_2_ --ctl=/tmp/474/ctl_3_ --ctl=/tmp/474/ctl_4_ --ctl=/tmp/474/ctl_5_ --ctl=/tmp/474/ctl_6_ --ctl=/tmp/474/ctl_7_ --ctl=/tmp/474/ctl_8_ --ctl=/tmp/474/ctl_9_ --ctl=/tmp/474/ctl_10_ --ctl=/tmp/474/ctl_11_ --mu-par --mu-opt
TIME LIMIT: Killed by timeout after 3570 seconds
MemTotal: 16393216 kB
MemFree: 9801492 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16070828 kB
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-00
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-01
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-02
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-03
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-05
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-06
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-08
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-09
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-10
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-13
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-14
Could not compute solution for formula : Referendum-PT-0500-CTLFireability-15

BK_STOP 1679147060750

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name Referendum-PT-0500-CTLFireability-00
ctl formula formula --ctl=/tmp/474/ctl_0_
ctl formula name Referendum-PT-0500-CTLFireability-01
ctl formula formula --ctl=/tmp/474/ctl_1_
ctl formula name Referendum-PT-0500-CTLFireability-02
ctl formula formula --ctl=/tmp/474/ctl_2_
ctl formula name Referendum-PT-0500-CTLFireability-03
ctl formula formula --ctl=/tmp/474/ctl_3_
ctl formula name Referendum-PT-0500-CTLFireability-05
ctl formula formula --ctl=/tmp/474/ctl_4_
ctl formula name Referendum-PT-0500-CTLFireability-06
ctl formula formula --ctl=/tmp/474/ctl_5_
ctl formula name Referendum-PT-0500-CTLFireability-08
ctl formula formula --ctl=/tmp/474/ctl_6_
ctl formula name Referendum-PT-0500-CTLFireability-09
ctl formula formula --ctl=/tmp/474/ctl_7_
ctl formula name Referendum-PT-0500-CTLFireability-10
ctl formula formula --ctl=/tmp/474/ctl_8_
ctl formula name Referendum-PT-0500-CTLFireability-13
ctl formula formula --ctl=/tmp/474/ctl_9_
ctl formula name Referendum-PT-0500-CTLFireability-14
ctl formula formula --ctl=/tmp/474/ctl_10_
ctl formula name Referendum-PT-0500-CTLFireability-15
ctl formula formula --ctl=/tmp/474/ctl_11_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 501 places, 501 transitions and 1001 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.000 real 0.010 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 501->1 groups
pnml2lts-sym: Regrouping took 0.230 real 0.220 user 0.000 sys
pnml2lts-sym: state vector length is 501; there are 1 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
Killing (15) : 480
Killing (9) : 480

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Referendum-PT-0500"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is Referendum-PT-0500, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r329-tall-167889202100514"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Referendum-PT-0500.tgz
mv Referendum-PT-0500 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;