About the Execution of LTSMin+red for Railroad-PT-010
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
289.020 | 7689.00 | 17834.00 | 334.80 | FTTFFFFFTFTTFFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r329-tall-167889202000370.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is Railroad-PT-010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r329-tall-167889202000370
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 604K
-rw-r--r-- 1 mcc users 9.0K Feb 25 22:26 CTLCardinality.txt
-rw-r--r-- 1 mcc users 98K Feb 25 22:26 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 25 22:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 22:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 16:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 22:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 148K Feb 25 22:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 22:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 22:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 82K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Railroad-PT-010-CTLFireability-00
FORMULA_NAME Railroad-PT-010-CTLFireability-01
FORMULA_NAME Railroad-PT-010-CTLFireability-02
FORMULA_NAME Railroad-PT-010-CTLFireability-03
FORMULA_NAME Railroad-PT-010-CTLFireability-04
FORMULA_NAME Railroad-PT-010-CTLFireability-05
FORMULA_NAME Railroad-PT-010-CTLFireability-06
FORMULA_NAME Railroad-PT-010-CTLFireability-07
FORMULA_NAME Railroad-PT-010-CTLFireability-08
FORMULA_NAME Railroad-PT-010-CTLFireability-09
FORMULA_NAME Railroad-PT-010-CTLFireability-10
FORMULA_NAME Railroad-PT-010-CTLFireability-11
FORMULA_NAME Railroad-PT-010-CTLFireability-12
FORMULA_NAME Railroad-PT-010-CTLFireability-13
FORMULA_NAME Railroad-PT-010-CTLFireability-14
FORMULA_NAME Railroad-PT-010-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679121677850
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Railroad-PT-010
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-18 06:41:19] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-18 06:41:19] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 06:41:19] [INFO ] Load time of PNML (sax parser for PT used): 49 ms
[2023-03-18 06:41:19] [INFO ] Transformed 118 places.
[2023-03-18 06:41:19] [INFO ] Transformed 156 transitions.
[2023-03-18 06:41:19] [INFO ] Found NUPN structural information;
[2023-03-18 06:41:19] [INFO ] Parsed PT model containing 118 places and 156 transitions and 898 arcs in 109 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Initial state reduction rules removed 2 formulas.
Deduced a syphon composed of 31 places in 2 ms
Reduce places removed 31 places and 10 transitions.
FORMULA Railroad-PT-010-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-010-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-010-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 52 out of 87 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 87/87 places, 146/146 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 81 transition count 146
Applied a total of 6 rules in 12 ms. Remains 81 /87 variables (removed 6) and now considering 146/146 (removed 0) transitions.
// Phase 1: matrix 146 rows 81 cols
[2023-03-18 06:41:19] [INFO ] Computed 35 place invariants in 21 ms
[2023-03-18 06:41:19] [INFO ] Implicit Places using invariants in 217 ms returned [41, 46, 47, 48, 58, 69, 72, 77]
Discarding 8 places :
Implicit Place search using SMT only with invariants took 245 ms to find 8 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 73/87 places, 146/146 transitions.
Applied a total of 0 rules in 3 ms. Remains 73 /73 variables (removed 0) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 261 ms. Remains : 73/87 places, 146/146 transitions.
Support contains 52 out of 73 places after structural reductions.
[2023-03-18 06:41:20] [INFO ] Flatten gal took : 38 ms
[2023-03-18 06:41:20] [INFO ] Flatten gal took : 18 ms
[2023-03-18 06:41:20] [INFO ] Input system was already deterministic with 146 transitions.
Support contains 51 out of 73 places (down from 52) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 478 ms. (steps per millisecond=20 ) properties (out of 51) seen :41
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 9) seen :2
Running SMT prover for 7 properties.
// Phase 1: matrix 146 rows 73 cols
[2023-03-18 06:41:21] [INFO ] Computed 27 place invariants in 7 ms
[2023-03-18 06:41:21] [INFO ] [Real]Absence check using 18 positive place invariants in 4 ms returned sat
[2023-03-18 06:41:21] [INFO ] [Real]Absence check using 18 positive and 9 generalized place invariants in 3 ms returned sat
[2023-03-18 06:41:21] [INFO ] After 128ms SMT Verify possible using all constraints in real domain returned unsat :6 sat :0 real:1
[2023-03-18 06:41:21] [INFO ] [Nat]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-18 06:41:21] [INFO ] [Nat]Absence check using 18 positive and 9 generalized place invariants in 2 ms returned sat
[2023-03-18 06:41:21] [INFO ] After 37ms SMT Verify possible using state equation in natural domain returned unsat :6 sat :1
[2023-03-18 06:41:21] [INFO ] After 57ms SMT Verify possible using trap constraints in natural domain returned unsat :6 sat :1
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-18 06:41:21] [INFO ] After 129ms SMT Verify possible using all constraints in natural domain returned unsat :6 sat :1
Fused 7 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 2 ms.
Support contains 3 out of 73 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 67 transition count 146
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 6 Pre rules applied. Total rules applied 6 place count 67 transition count 140
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 1 with 12 rules applied. Total rules applied 18 place count 61 transition count 140
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 1 with 6 rules applied. Total rules applied 24 place count 58 transition count 137
Applied a total of 24 rules in 26 ms. Remains 58 /73 variables (removed 15) and now considering 137/146 (removed 9) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 26 ms. Remains : 58/73 places, 137/146 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 1) seen :0
Finished Best-First random walk after 3959 steps, including 1 resets, run visited all 1 properties in 6 ms. (steps per millisecond=659 )
Successfully simplified 6 atomic propositions for a total of 13 simplifications.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 12 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 12 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 146 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 6 places
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 4 Pre rules applied. Total rules applied 0 place count 67 transition count 142
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 8 place count 63 transition count 142
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 10 place count 62 transition count 141
Applied a total of 10 rules in 16 ms. Remains 62 /73 variables (removed 11) and now considering 141/146 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 62/73 places, 141/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 9 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 10 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 141 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 6 places
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 4 Pre rules applied. Total rules applied 0 place count 67 transition count 142
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 8 place count 63 transition count 142
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 12 place count 61 transition count 140
Applied a total of 12 rules in 14 ms. Remains 61 /73 variables (removed 12) and now considering 140/146 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 61/73 places, 140/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 8 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 9 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 68 transition count 146
Applied a total of 5 rules in 2 ms. Remains 68 /73 variables (removed 5) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 68/73 places, 146/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 9 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 10 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 6 places
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 5 Pre rules applied. Total rules applied 0 place count 67 transition count 141
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 62 transition count 141
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 12 place count 61 transition count 140
Applied a total of 12 rules in 12 ms. Remains 61 /73 variables (removed 12) and now considering 140/146 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 61/73 places, 140/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 8 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 69 transition count 146
Applied a total of 4 rules in 2 ms. Remains 69 /73 variables (removed 4) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 69/73 places, 146/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 8 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 9 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 6 places
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 5 Pre rules applied. Total rules applied 0 place count 67 transition count 141
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 62 transition count 141
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 16 place count 59 transition count 138
Applied a total of 16 rules in 11 ms. Remains 59 /73 variables (removed 14) and now considering 138/146 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 59/73 places, 138/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 8 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 138 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 68 transition count 146
Applied a total of 5 rules in 2 ms. Remains 68 /73 variables (removed 5) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 68/73 places, 146/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 5 places
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 5 Pre rules applied. Total rules applied 0 place count 68 transition count 141
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 63 transition count 141
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 22 place count 57 transition count 135
Applied a total of 22 rules in 10 ms. Remains 57 /73 variables (removed 16) and now considering 135/146 (removed 11) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 57/73 places, 135/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 135 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 6 places
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 5 Pre rules applied. Total rules applied 0 place count 67 transition count 141
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 62 transition count 141
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 18 place count 58 transition count 137
Applied a total of 18 rules in 10 ms. Remains 58 /73 variables (removed 15) and now considering 137/146 (removed 9) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 58/73 places, 137/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 5 places
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 6 Pre rules applied. Total rules applied 0 place count 68 transition count 140
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 12 place count 62 transition count 140
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 14 place count 61 transition count 139
Applied a total of 14 rules in 9 ms. Remains 61 /73 variables (removed 12) and now considering 139/146 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 61/73 places, 139/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 139 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 6 places
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 3 Pre rules applied. Total rules applied 0 place count 67 transition count 143
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 6 place count 64 transition count 143
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 10 place count 62 transition count 141
Applied a total of 10 rules in 8 ms. Remains 62 /73 variables (removed 11) and now considering 141/146 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 62/73 places, 141/146 transitions.
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:21] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:21] [INFO ] Input system was already deterministic with 141 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 6 places
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 0 place count 67 transition count 144
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 65 transition count 144
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 12 place count 61 transition count 140
Applied a total of 12 rules in 8 ms. Remains 61 /73 variables (removed 12) and now considering 140/146 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 61/73 places, 140/146 transitions.
[2023-03-18 06:41:22] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:22] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:41:22] [INFO ] Input system was already deterministic with 140 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 146/146 transitions.
Ensure Unique test removed 5 places
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 3 Pre rules applied. Total rules applied 0 place count 68 transition count 143
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 6 place count 65 transition count 143
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 62 transition count 140
Applied a total of 12 rules in 9 ms. Remains 62 /73 variables (removed 11) and now considering 140/146 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 62/73 places, 140/146 transitions.
[2023-03-18 06:41:22] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:22] [INFO ] Flatten gal took : 6 ms
[2023-03-18 06:41:22] [INFO ] Input system was already deterministic with 140 transitions.
[2023-03-18 06:41:22] [INFO ] Flatten gal took : 8 ms
[2023-03-18 06:41:22] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:41:22] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-18 06:41:22] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 73 places, 146 transitions and 800 arcs took 1 ms.
Total runtime 2792 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/467/ctl_0_ --ctl=/tmp/467/ctl_1_ --ctl=/tmp/467/ctl_2_ --ctl=/tmp/467/ctl_3_ --ctl=/tmp/467/ctl_4_ --ctl=/tmp/467/ctl_5_ --ctl=/tmp/467/ctl_6_ --ctl=/tmp/467/ctl_7_ --ctl=/tmp/467/ctl_8_ --ctl=/tmp/467/ctl_9_ --ctl=/tmp/467/ctl_10_ --ctl=/tmp/467/ctl_11_ --ctl=/tmp/467/ctl_12_ --mu-par --mu-opt
FORMULA Railroad-PT-010-CTLFireability-00 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-02 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-03 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-04 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-05 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-07 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-08 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-09 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-10 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-11 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-010-CTLFireability-14 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
BK_STOP 1679121685539
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name Railroad-PT-010-CTLFireability-00
ctl formula formula --ctl=/tmp/467/ctl_0_
ctl formula name Railroad-PT-010-CTLFireability-01
ctl formula formula --ctl=/tmp/467/ctl_1_
ctl formula name Railroad-PT-010-CTLFireability-02
ctl formula formula --ctl=/tmp/467/ctl_2_
ctl formula name Railroad-PT-010-CTLFireability-03
ctl formula formula --ctl=/tmp/467/ctl_3_
ctl formula name Railroad-PT-010-CTLFireability-04
ctl formula formula --ctl=/tmp/467/ctl_4_
ctl formula name Railroad-PT-010-CTLFireability-05
ctl formula formula --ctl=/tmp/467/ctl_5_
ctl formula name Railroad-PT-010-CTLFireability-06
ctl formula formula --ctl=/tmp/467/ctl_6_
ctl formula name Railroad-PT-010-CTLFireability-07
ctl formula formula --ctl=/tmp/467/ctl_7_
ctl formula name Railroad-PT-010-CTLFireability-08
ctl formula formula --ctl=/tmp/467/ctl_8_
ctl formula name Railroad-PT-010-CTLFireability-09
ctl formula formula --ctl=/tmp/467/ctl_9_
ctl formula name Railroad-PT-010-CTLFireability-10
ctl formula formula --ctl=/tmp/467/ctl_10_
ctl formula name Railroad-PT-010-CTLFireability-11
ctl formula formula --ctl=/tmp/467/ctl_11_
ctl formula name Railroad-PT-010-CTLFireability-14
ctl formula formula --ctl=/tmp/467/ctl_12_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 73 places, 146 transitions and 800 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.010 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 146->146 groups
pnml2lts-sym: Regrouping took 0.020 real 0.020 user 0.000 sys
pnml2lts-sym: state vector length is 73; there are 146 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 6535 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.070 real 0.240 user 0.030 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: state space has 2038166 states, 1866 nodes
pnml2lts-sym: Formula /tmp/467/ctl_2_ holds for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_3_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_4_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_5_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/467/ctl_6_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_7_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/467/ctl_8_ holds for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_12_ holds for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_1_ holds for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_9_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_0_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_10_ holds for the initial state
pnml2lts-sym: Formula /tmp/467/ctl_11_ holds for the initial state
pnml2lts-sym: group_next: 1528 nodes total
pnml2lts-sym: group_explored: 2027 nodes, 1440 short vectors total
pnml2lts-sym: max token count: 1
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Railroad-PT-010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is Railroad-PT-010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r329-tall-167889202000370"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Railroad-PT-010.tgz
mv Railroad-PT-010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;