Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r329-tall-167889201900361.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is Railroad-PT-005, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r329-tall-167889201900361
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 6.5K Feb 25 22:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 25 22:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Feb 25 22:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 25 22:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Feb 25 16:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 22:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K Feb 25 22:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 22:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 22:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 32K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Railroad-PT-005-CTLCardinality-00
FORMULA_NAME Railroad-PT-005-CTLCardinality-01
FORMULA_NAME Railroad-PT-005-CTLCardinality-02
FORMULA_NAME Railroad-PT-005-CTLCardinality-03
FORMULA_NAME Railroad-PT-005-CTLCardinality-04
FORMULA_NAME Railroad-PT-005-CTLCardinality-05
FORMULA_NAME Railroad-PT-005-CTLCardinality-06
FORMULA_NAME Railroad-PT-005-CTLCardinality-07
FORMULA_NAME Railroad-PT-005-CTLCardinality-08
FORMULA_NAME Railroad-PT-005-CTLCardinality-09
FORMULA_NAME Railroad-PT-005-CTLCardinality-10
FORMULA_NAME Railroad-PT-005-CTLCardinality-11
FORMULA_NAME Railroad-PT-005-CTLCardinality-12
FORMULA_NAME Railroad-PT-005-CTLCardinality-13
FORMULA_NAME Railroad-PT-005-CTLCardinality-14
FORMULA_NAME Railroad-PT-005-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679121476121

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Railroad-PT-005
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-18 06:37:57] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-18 06:37:57] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 06:37:57] [INFO ] Load time of PNML (sax parser for PT used): 33 ms
[2023-03-18 06:37:57] [INFO ] Transformed 68 places.
[2023-03-18 06:37:57] [INFO ] Transformed 56 transitions.
[2023-03-18 06:37:57] [INFO ] Found NUPN structural information;
[2023-03-18 06:37:57] [INFO ] Parsed PT model containing 68 places and 56 transitions and 313 arcs in 87 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 10 ms.
Initial state reduction rules removed 2 formulas.
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 5 transitions.
FORMULA Railroad-PT-005-CTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 35 out of 52 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 52/52 places, 51/51 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 50 transition count 51
Applied a total of 2 rules in 10 ms. Remains 50 /52 variables (removed 2) and now considering 51/51 (removed 0) transitions.
// Phase 1: matrix 51 rows 50 cols
[2023-03-18 06:37:57] [INFO ] Computed 24 place invariants in 11 ms
[2023-03-18 06:37:58] [INFO ] Implicit Places using invariants in 394 ms returned [20, 21, 25, 26, 46]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 421 ms to find 5 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 45/52 places, 51/51 transitions.
Applied a total of 0 rules in 1 ms. Remains 45 /45 variables (removed 0) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 432 ms. Remains : 45/52 places, 51/51 transitions.
Support contains 35 out of 45 places after structural reductions.
[2023-03-18 06:37:58] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 22 ms
[2023-03-18 06:37:58] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA Railroad-PT-005-CTLCardinality-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Railroad-PT-005-CTLCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 10 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Support contains 31 out of 45 places (down from 35) after GAL structural reductions.
Finished random walk after 46 steps, including 0 resets, run visited all 20 properties in 22 ms. (steps per millisecond=2 )
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 7 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 2 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 5 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 5 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 1 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 8 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 5 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 1 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 7 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 3 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 2 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 3 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 1 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 1 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 3 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 40 transition count 50
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 39 transition count 50
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 2 place count 39 transition count 47
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 8 place count 36 transition count 47
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 10 place count 35 transition count 46
Applied a total of 10 rules in 12 ms. Remains 35 /45 variables (removed 10) and now considering 46/51 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 35/45 places, 46/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 2 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 3 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 46 transitions.
Finished random walk after 2 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=2 )
FORMULA Railroad-PT-005-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 1 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 3 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 40 transition count 51
Applied a total of 5 rules in 2 ms. Remains 40 /45 variables (removed 5) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 40/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 3 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 3 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 45/45 places, 51/51 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 41 transition count 51
Applied a total of 4 rules in 1 ms. Remains 41 /45 variables (removed 4) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 41/45 places, 51/51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 3 ms
[2023-03-18 06:37:58] [INFO ] Input system was already deterministic with 51 transitions.
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Flatten gal took : 4 ms
[2023-03-18 06:37:58] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-18 06:37:58] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 45 places, 51 transitions and 266 arcs took 1 ms.
Total runtime 1112 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/453/ctl_0_ --ctl=/tmp/453/ctl_1_ --ctl=/tmp/453/ctl_2_ --ctl=/tmp/453/ctl_3_ --ctl=/tmp/453/ctl_4_ --ctl=/tmp/453/ctl_5_ --ctl=/tmp/453/ctl_6_ --ctl=/tmp/453/ctl_7_ --ctl=/tmp/453/ctl_8_ --ctl=/tmp/453/ctl_9_ --mu-par --mu-opt
FORMULA Railroad-PT-005-CTLCardinality-00 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-01 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-03 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-04 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-05 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-07 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-10 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-12 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-13 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA Railroad-PT-005-CTLCardinality-15 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN

BK_STOP 1679121479960

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
mcc2023
ctl formula name Railroad-PT-005-CTLCardinality-00
ctl formula formula --ctl=/tmp/453/ctl_0_
ctl formula name Railroad-PT-005-CTLCardinality-01
ctl formula formula --ctl=/tmp/453/ctl_1_
ctl formula name Railroad-PT-005-CTLCardinality-03
ctl formula formula --ctl=/tmp/453/ctl_2_
ctl formula name Railroad-PT-005-CTLCardinality-04
ctl formula formula --ctl=/tmp/453/ctl_3_
ctl formula name Railroad-PT-005-CTLCardinality-05
ctl formula formula --ctl=/tmp/453/ctl_4_
ctl formula name Railroad-PT-005-CTLCardinality-07
ctl formula formula --ctl=/tmp/453/ctl_5_
ctl formula name Railroad-PT-005-CTLCardinality-10
ctl formula formula --ctl=/tmp/453/ctl_6_
ctl formula name Railroad-PT-005-CTLCardinality-12
ctl formula formula --ctl=/tmp/453/ctl_7_
ctl formula name Railroad-PT-005-CTLCardinality-13
ctl formula formula --ctl=/tmp/453/ctl_8_
ctl formula name Railroad-PT-005-CTLCardinality-15
ctl formula formula --ctl=/tmp/453/ctl_9_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 45 places, 51 transitions and 266 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 51->51 groups
pnml2lts-sym: Regrouping took 0.010 real 0.000 user 0.000 sys
pnml2lts-sym: state vector length is 45; there are 51 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 6978 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.070 real 0.220 user 0.030 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: state space has 1838 states, 1908 nodes
pnml2lts-sym: Formula /tmp/453/ctl_0_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_3_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_1_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_5_ holds for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_7_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_2_ holds for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_6_ holds for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_8_ holds for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_9_ holds for the initial state
pnml2lts-sym: Formula /tmp/453/ctl_4_ holds for the initial state
pnml2lts-sym: group_next: 525 nodes total
pnml2lts-sym: group_explored: 715 nodes, 455 short vectors total
pnml2lts-sym: max token count: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Railroad-PT-005"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is Railroad-PT-005, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r329-tall-167889201900361"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Railroad-PT-005.tgz
mv Railroad-PT-005 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;