About the Execution of LoLa+red for Ring-PT-none
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3760.000 | 145557.00 | 144494.00 | 698.70 | TTF?TT?TFTT???TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889200100778.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Ring-PT-none, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889200100778
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 540K
-rw-r--r-- 1 mcc users 7.7K Feb 26 10:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 26 10:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 26 10:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 10:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 131K Feb 26 10:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 10:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 97K Feb 26 10:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 47K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Ring-PT-none-CTLFireability-00
FORMULA_NAME Ring-PT-none-CTLFireability-01
FORMULA_NAME Ring-PT-none-CTLFireability-02
FORMULA_NAME Ring-PT-none-CTLFireability-03
FORMULA_NAME Ring-PT-none-CTLFireability-04
FORMULA_NAME Ring-PT-none-CTLFireability-05
FORMULA_NAME Ring-PT-none-CTLFireability-06
FORMULA_NAME Ring-PT-none-CTLFireability-07
FORMULA_NAME Ring-PT-none-CTLFireability-08
FORMULA_NAME Ring-PT-none-CTLFireability-09
FORMULA_NAME Ring-PT-none-CTLFireability-10
FORMULA_NAME Ring-PT-none-CTLFireability-11
FORMULA_NAME Ring-PT-none-CTLFireability-12
FORMULA_NAME Ring-PT-none-CTLFireability-13
FORMULA_NAME Ring-PT-none-CTLFireability-14
FORMULA_NAME Ring-PT-none-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679058098931
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Ring-PT-none
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 13:01:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 13:01:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 13:01:40] [INFO ] Load time of PNML (sax parser for PT used): 40 ms
[2023-03-17 13:01:40] [INFO ] Transformed 139 places.
[2023-03-17 13:01:40] [INFO ] Transformed 87 transitions.
[2023-03-17 13:01:40] [INFO ] Found NUPN structural information;
[2023-03-17 13:01:40] [INFO ] Parsed PT model containing 139 places and 87 transitions and 410 arcs in 99 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Reduce places removed 6 places and 0 transitions.
Support contains 97 out of 133 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 133/133 places, 87/87 transitions.
Applied a total of 0 rules in 11 ms. Remains 133 /133 variables (removed 0) and now considering 87/87 (removed 0) transitions.
// Phase 1: matrix 87 rows 133 cols
[2023-03-17 13:01:40] [INFO ] Computed 58 place invariants in 14 ms
[2023-03-17 13:01:40] [INFO ] Implicit Places using invariants in 430 ms returned [21, 30, 32, 34, 35, 36, 38, 39]
Discarding 8 places :
Implicit Place search using SMT only with invariants took 455 ms to find 8 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 125/133 places, 87/87 transitions.
Applied a total of 0 rules in 2 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 468 ms. Remains : 125/133 places, 87/87 transitions.
Support contains 97 out of 125 places after structural reductions.
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 28 ms
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 12 ms
[2023-03-17 13:01:41] [INFO ] Input system was already deterministic with 87 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 210 ms. (steps per millisecond=47 ) properties (out of 58) seen :56
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 87 rows 125 cols
[2023-03-17 13:01:41] [INFO ] Computed 50 place invariants in 3 ms
[2023-03-17 13:01:41] [INFO ] [Real]Absence check using 47 positive place invariants in 12 ms returned sat
[2023-03-17 13:01:41] [INFO ] [Real]Absence check using 47 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-17 13:01:41] [INFO ] After 131ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:1
[2023-03-17 13:01:41] [INFO ] [Nat]Absence check using 47 positive place invariants in 7 ms returned sat
[2023-03-17 13:01:41] [INFO ] [Nat]Absence check using 47 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-17 13:01:41] [INFO ] After 43ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :1
[2023-03-17 13:01:41] [INFO ] After 58ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 11 ms.
[2023-03-17 13:01:41] [INFO ] After 127ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
Fused 2 Parikh solutions to 1 different solutions.
Finished Parikh walk after 131 steps, including 1 resets, run visited all 1 properties in 1 ms. (steps per millisecond=131 )
Parikh walk visited 1 properties in 2 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 8 ms
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 7 ms
[2023-03-17 13:01:41] [INFO ] Input system was already deterministic with 87 transitions.
Support contains 90 out of 125 places (down from 92) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 5 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 6 ms
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 6 ms
[2023-03-17 13:01:41] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 4 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 6 ms
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:41] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 4 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 6 ms
[2023-03-17 13:01:41] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 3 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:41] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 3 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:41] [INFO ] Flatten gal took : 6 ms
[2023-03-17 13:01:41] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 125 transition count 83
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 8 place count 121 transition count 83
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 8 place count 121 transition count 79
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 16 place count 117 transition count 79
Applied a total of 16 rules in 16 ms. Remains 117 /125 variables (removed 8) and now considering 79/87 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 117/125 places, 79/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 79 transitions.
Finished random walk after 214 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=107 )
FORMULA Ring-PT-none-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 2 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 125 transition count 83
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 5 rules applied. Total rules applied 9 place count 121 transition count 82
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 10 place count 120 transition count 82
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 10 place count 120 transition count 79
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 16 place count 117 transition count 79
Applied a total of 16 rules in 17 ms. Remains 117 /125 variables (removed 8) and now considering 79/87 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 18 ms. Remains : 117/125 places, 79/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 79 transitions.
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 1 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 4 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 125 transition count 83
Reduce places removed 4 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 5 rules applied. Total rules applied 9 place count 121 transition count 82
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 10 place count 120 transition count 82
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 10 place count 120 transition count 80
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 14 place count 118 transition count 80
Applied a total of 14 rules in 10 ms. Remains 118 /125 variables (removed 7) and now considering 80/87 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 118/125 places, 80/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 11 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 80 transitions.
Finished random walk after 291 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=97 )
FORMULA Ring-PT-none-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 2 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 125 transition count 84
Reduce places removed 3 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 4 rules applied. Total rules applied 7 place count 122 transition count 83
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 8 place count 121 transition count 83
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 8 place count 121 transition count 81
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 12 place count 119 transition count 81
Applied a total of 12 rules in 10 ms. Remains 119 /125 variables (removed 6) and now considering 81/87 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 119/125 places, 81/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 81 transitions.
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 1 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 125 transition count 84
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 122 transition count 84
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 5 Pre rules applied. Total rules applied 6 place count 122 transition count 79
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 2 with 10 rules applied. Total rules applied 16 place count 117 transition count 79
Applied a total of 16 rules in 8 ms. Remains 117 /125 variables (removed 8) and now considering 79/87 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 117/125 places, 79/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 5 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 3 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 79 transitions.
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 2 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 4 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 3 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 87 transitions.
Starting structural reductions in LTL mode, iteration 0 : 125/125 places, 87/87 transitions.
Applied a total of 0 rules in 1 ms. Remains 125 /125 variables (removed 0) and now considering 87/87 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 125/125 places, 87/87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 4 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 4 ms
[2023-03-17 13:01:42] [INFO ] Input system was already deterministic with 87 transitions.
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 4 ms
[2023-03-17 13:01:42] [INFO ] Flatten gal took : 4 ms
[2023-03-17 13:01:42] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-17 13:01:42] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 125 places, 87 transitions and 358 arcs took 1 ms.
Total runtime 2038 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Ring-PT-none
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/368
CTLFireability
FORMULA Ring-PT-none-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Ring-PT-none-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Ring-PT-none-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Ring-PT-none-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Ring-PT-none-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Ring-PT-none-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Ring-PT-none-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Ring-PT-none-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Ring-PT-none-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679058244488
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/368/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/368/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/368/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 10 (type EXCL) for 9 Ring-PT-none-CTLFireability-03
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/257 8/32 Ring-PT-none-CTLFireability-03 1794199 m, 358839 m/sec, 4074318 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/257 15/32 Ring-PT-none-CTLFireability-03 3363237 m, 313807 m/sec, 7874081 t fired, .
Time elapsed: 10 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/257 21/32 Ring-PT-none-CTLFireability-03 4857740 m, 298900 m/sec, 11564566 t fired, .
Time elapsed: 15 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/257 27/32 Ring-PT-none-CTLFireability-03 6266857 m, 281823 m/sec, 15093603 t fired, .
Time elapsed: 20 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for Ring-PT-none-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 Ring-PT-none-CTLFireability-15
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Ring-PT-none-CTLFireability-15
lola: result : false
lola: markings : 182294
lola: fired transitions : 479294
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Ring-PT-none-CTLFireability-14
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Ring-PT-none-CTLFireability-14
lola: result : true
lola: markings : 507
lola: fired transitions : 665
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Ring-PT-none-CTLFireability-12
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 4/324 8/32 Ring-PT-none-CTLFireability-12 1714820 m, 342964 m/sec, 4782048 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 9/324 14/32 Ring-PT-none-CTLFireability-12 3250689 m, 307173 m/sec, 9929662 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 14/324 20/32 Ring-PT-none-CTLFireability-12 4710467 m, 291955 m/sec, 14967529 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 19/324 27/32 Ring-PT-none-CTLFireability-12 6266289 m, 311164 m/sec, 19889008 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 31 (type EXCL) for Ring-PT-none-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 25 (type EXCL) for 24 Ring-PT-none-CTLFireability-10
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Ring-PT-none-CTLFireability-10
lola: result : true
lola: markings : 45
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Ring-PT-none-CTLFireability-08
lola: time limit : 394 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/394 4/32 Ring-PT-none-CTLFireability-08 805492 m, 161098 m/sec, 4396987 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/394 7/32 Ring-PT-none-CTLFireability-08 1608299 m, 160561 m/sec, 8736346 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 22 (type EXCL) for Ring-PT-none-CTLFireability-08
lola: result : false
lola: markings : 1825329
lola: fired transitions : 9908412
lola: time used : 12.000000
lola: memory pages used : 8
lola: LAUNCH task # 16 (type EXCL) for 15 Ring-PT-none-CTLFireability-06
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 3/442 5/32 Ring-PT-none-CTLFireability-06 1101405 m, 220281 m/sec, 3997591 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 8/442 12/32 Ring-PT-none-CTLFireability-06 2589226 m, 297564 m/sec, 9462177 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 13/442 18/32 Ring-PT-none-CTLFireability-06 4021525 m, 286459 m/sec, 14762103 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 18/442 24/32 Ring-PT-none-CTLFireability-06 5415354 m, 278765 m/sec, 19950467 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 23/442 29/32 Ring-PT-none-CTLFireability-06 6776802 m, 272289 m/sec, 25040802 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 16 (type EXCL) for Ring-PT-none-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-04: EXEF 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 13 (type EXCL) for 12 Ring-PT-none-CTLFireability-04
lola: time limit : 501 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Ring-PT-none-CTLFireability-04
lola: result : true
lola: markings : 16
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Ring-PT-none-CTLFireability-02
lola: time limit : 585 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Ring-PT-none-CTLFireability-02
lola: result : false
lola: markings : 12
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Ring-PT-none-CTLFireability-01
lola: time limit : 702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Ring-PT-none-CTLFireability-01
lola: result : true
lola: markings : 330374
lola: fired transitions : 691763
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 1 (type EXCL) for 0 Ring-PT-none-CTLFireability-00
lola: time limit : 877 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Ring-PT-none-CTLFireability-00
lola: result : true
lola: markings : 3111
lola: fired transitions : 4064
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Ring-PT-none-CTLFireability-11
lola: time limit : 1169 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 4/1169 7/32 Ring-PT-none-CTLFireability-11 1616676 m, 323335 m/sec, 4602138 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 9/1169 15/32 Ring-PT-none-CTLFireability-11 3315350 m, 339734 m/sec, 9592261 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 14/1169 22/32 Ring-PT-none-CTLFireability-11 4936615 m, 324253 m/sec, 14415726 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 19/1169 28/32 Ring-PT-none-CTLFireability-11 6452125 m, 303102 m/sec, 18970810 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 28 (type EXCL) for Ring-PT-none-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 34 (type EXCL) for 33 Ring-PT-none-CTLFireability-13
lola: time limit : 1742 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/1742 8/32 Ring-PT-none-CTLFireability-13 1813023 m, 362604 m/sec, 5308467 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/1742 15/32 Ring-PT-none-CTLFireability-13 3393358 m, 316067 m/sec, 10050818 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/1742 22/32 Ring-PT-none-CTLFireability-13 4888986 m, 299125 m/sec, 14577604 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/1742 28/32 Ring-PT-none-CTLFireability-13 6342143 m, 290631 m/sec, 19000495 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 34 (type EXCL) for Ring-PT-none-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Ring-PT-none-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Ring-PT-none-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Ring-PT-none-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 19 (type EXCL) for 18 Ring-PT-none-CTLFireability-07
lola: time limit : 3460 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Ring-PT-none-CTLFireability-07
lola: result : true
lola: markings : 142666
lola: fired transitions : 898411
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Ring-PT-none-CTLFireability-00: CTL true CTL model checker
Ring-PT-none-CTLFireability-01: CTL true CTL model checker
Ring-PT-none-CTLFireability-02: CTL false CTL model checker
Ring-PT-none-CTLFireability-03: CTL unknown AGGR
Ring-PT-none-CTLFireability-04: EXEF true state space /EXEF
Ring-PT-none-CTLFireability-06: CTL unknown AGGR
Ring-PT-none-CTLFireability-07: CTL true CTL model checker
Ring-PT-none-CTLFireability-08: CTL false CTL model checker
Ring-PT-none-CTLFireability-10: CTL true CTL model checker
Ring-PT-none-CTLFireability-11: CTL unknown AGGR
Ring-PT-none-CTLFireability-12: CTL unknown AGGR
Ring-PT-none-CTLFireability-13: CTL unknown AGGR
Ring-PT-none-CTLFireability-14: CTL true CTL model checker
Ring-PT-none-CTLFireability-15: CTL false CTL model checker
Time elapsed: 141 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Ring-PT-none"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Ring-PT-none, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889200100778"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Ring-PT-none.tgz
mv Ring-PT-none execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;