Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889200000770.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ResAllocation-PT-R100C002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889200000770
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 828K
-rw-r--r-- 1 mcc users 8.8K Feb 25 15:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 15:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 15:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 25 15:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 15:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 55K Feb 25 15:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Feb 25 15:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 15:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 422K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679056904058

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ResAllocation-PT-R100C002
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 12:41:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 12:41:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 12:41:45] [INFO ] Load time of PNML (sax parser for PT used): 82 ms
[2023-03-17 12:41:45] [INFO ] Transformed 400 places.
[2023-03-17 12:41:45] [INFO ] Transformed 202 transitions.
[2023-03-17 12:41:45] [INFO ] Parsed PT model containing 400 places and 202 transitions and 1000 arcs in 144 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 212 out of 400 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 400/400 places, 202/202 transitions.
Applied a total of 0 rules in 23 ms. Remains 400 /400 variables (removed 0) and now considering 202/202 (removed 0) transitions.
// Phase 1: matrix 202 rows 400 cols
[2023-03-17 12:41:46] [INFO ] Computed 200 place invariants in 22 ms
[2023-03-17 12:41:46] [INFO ] Implicit Places using invariants in 431 ms returned [201, 207, 209, 213, 215, 217, 225, 229, 231, 239, 241, 245, 249, 251, 253, 255, 259, 261, 267, 269, 271, 281, 283, 289, 293, 305, 313, 317, 319, 323, 325, 329, 333, 337, 343, 345, 347, 349, 355, 359, 361, 365, 369, 371, 375, 377, 379, 381, 391, 393, 399]
Discarding 51 places :
Implicit Place search using SMT only with invariants took 565 ms to find 51 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 349/400 places, 202/202 transitions.
Applied a total of 0 rules in 8 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 598 ms. Remains : 349/400 places, 202/202 transitions.
Support contains 212 out of 349 places after structural reductions.
[2023-03-17 12:41:46] [INFO ] Flatten gal took : 45 ms
[2023-03-17 12:41:46] [INFO ] Flatten gal took : 21 ms
[2023-03-17 12:41:46] [INFO ] Input system was already deterministic with 202 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 587 ms. (steps per millisecond=17 ) properties (out of 87) seen :49
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Running SMT prover for 38 properties.
// Phase 1: matrix 202 rows 349 cols
[2023-03-17 12:41:47] [INFO ] Computed 149 place invariants in 16 ms
[2023-03-17 12:41:48] [INFO ] [Real]Absence check using 149 positive place invariants in 25 ms returned sat
[2023-03-17 12:41:48] [INFO ] After 121ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:36
[2023-03-17 12:41:48] [INFO ] After 189ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:38
[2023-03-17 12:41:48] [INFO ] After 772ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:38
[2023-03-17 12:41:48] [INFO ] [Nat]Absence check using 149 positive place invariants in 19 ms returned sat
[2023-03-17 12:41:49] [INFO ] After 619ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :38
[2023-03-17 12:41:49] [INFO ] Deduced a trap composed of 4 places in 35 ms of which 11 ms to minimize.
[2023-03-17 12:41:49] [INFO ] Deduced a trap composed of 4 places in 34 ms of which 1 ms to minimize.
[2023-03-17 12:41:49] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 109 ms
[2023-03-17 12:41:50] [INFO ] Deduced a trap composed of 4 places in 40 ms of which 0 ms to minimize.
[2023-03-17 12:41:50] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 60 ms
[2023-03-17 12:41:50] [INFO ] After 1672ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :38
Attempting to minimize the solution found.
Minimization took 508 ms.
[2023-03-17 12:41:51] [INFO ] After 2693ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :38
Parikh walk visited 35 properties in 565 ms.
Support contains 19 out of 349 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 349/349 places, 202/202 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 347 transition count 200
Free-agglomeration rule applied 2 times.
Iterating global reduction 0 with 2 rules applied. Total rules applied 6 place count 347 transition count 198
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 10 place count 343 transition count 198
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 3 rules applied. Total rules applied 13 place count 341 transition count 197
Free-agglomeration rule applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 14 place count 341 transition count 196
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 16 place count 339 transition count 196
Applied a total of 16 rules in 79 ms. Remains 339 /349 variables (removed 10) and now considering 196/202 (removed 6) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 79 ms. Remains : 339/349 places, 196/202 transitions.
Incomplete random walk after 10000 steps, including 4 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 655038 steps, run timeout after 3001 ms. (steps per millisecond=218 ) properties seen :{}
Probabilistic random walk after 655038 steps, saw 166323 distinct states, run finished after 3009 ms. (steps per millisecond=217 ) properties seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 196 rows 339 cols
[2023-03-17 12:41:55] [INFO ] Computed 145 place invariants in 6 ms
[2023-03-17 12:41:55] [INFO ] [Real]Absence check using 145 positive place invariants in 31 ms returned sat
[2023-03-17 12:41:55] [INFO ] After 284ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-17 12:41:55] [INFO ] [Nat]Absence check using 145 positive place invariants in 16 ms returned sat
[2023-03-17 12:41:55] [INFO ] After 144ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-17 12:41:55] [INFO ] After 227ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 56 ms.
[2023-03-17 12:41:55] [INFO ] After 369ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 1 properties in 43 ms.
Support contains 10 out of 339 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 339/339 places, 196/196 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 338 transition count 195
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 338 transition count 194
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 6 place count 335 transition count 194
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 8 place count 334 transition count 193
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 9 place count 334 transition count 192
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 12 place count 331 transition count 192
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 14 place count 330 transition count 191
Free-agglomeration rule applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 15 place count 330 transition count 190
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 17 place count 328 transition count 190
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 19 place count 327 transition count 189
Free-agglomeration rule applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 20 place count 327 transition count 188
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 22 place count 325 transition count 188
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 24 place count 324 transition count 187
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 4 with 1 rules applied. Total rules applied 25 place count 324 transition count 186
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 28 place count 321 transition count 186
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 30 place count 320 transition count 185
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 5 with 1 rules applied. Total rules applied 31 place count 320 transition count 184
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 34 place count 317 transition count 184
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 36 place count 316 transition count 183
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 6 with 1 rules applied. Total rules applied 37 place count 316 transition count 182
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 40 place count 313 transition count 182
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 42 place count 312 transition count 181
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 7 with 1 rules applied. Total rules applied 43 place count 312 transition count 180
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 7 with 3 rules applied. Total rules applied 46 place count 309 transition count 180
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 48 place count 308 transition count 179
Free-agglomeration rule applied 1 times.
Iterating global reduction 8 with 1 rules applied. Total rules applied 49 place count 308 transition count 178
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 8 with 2 rules applied. Total rules applied 51 place count 306 transition count 178
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 9 with 2 rules applied. Total rules applied 53 place count 305 transition count 177
Free-agglomeration rule applied 1 times.
Iterating global reduction 9 with 1 rules applied. Total rules applied 54 place count 305 transition count 176
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 56 place count 303 transition count 176
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 58 place count 302 transition count 175
Free-agglomeration rule applied 1 times.
Iterating global reduction 10 with 1 rules applied. Total rules applied 59 place count 302 transition count 174
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 61 place count 300 transition count 174
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 11 with 2 rules applied. Total rules applied 63 place count 299 transition count 173
Free-agglomeration rule applied 1 times.
Iterating global reduction 11 with 1 rules applied. Total rules applied 64 place count 299 transition count 172
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 66 place count 297 transition count 172
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 12 with 2 rules applied. Total rules applied 68 place count 296 transition count 171
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 12 with 1 rules applied. Total rules applied 69 place count 296 transition count 170
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 12 with 3 rules applied. Total rules applied 72 place count 293 transition count 170
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 74 place count 292 transition count 169
Free-agglomeration rule applied 1 times.
Iterating global reduction 13 with 1 rules applied. Total rules applied 75 place count 292 transition count 168
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 77 place count 290 transition count 168
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 79 place count 289 transition count 167
Free-agglomeration rule applied 1 times.
Iterating global reduction 14 with 1 rules applied. Total rules applied 80 place count 289 transition count 166
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 14 with 2 rules applied. Total rules applied 82 place count 287 transition count 166
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 15 with 2 rules applied. Total rules applied 84 place count 286 transition count 165
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 15 with 1 rules applied. Total rules applied 85 place count 286 transition count 164
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 15 with 3 rules applied. Total rules applied 88 place count 283 transition count 164
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 16 with 2 rules applied. Total rules applied 90 place count 282 transition count 163
Free-agglomeration rule applied 1 times.
Iterating global reduction 16 with 1 rules applied. Total rules applied 91 place count 282 transition count 162
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 16 with 2 rules applied. Total rules applied 93 place count 280 transition count 162
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 95 place count 279 transition count 161
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 17 with 1 rules applied. Total rules applied 96 place count 279 transition count 160
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 17 with 3 rules applied. Total rules applied 99 place count 276 transition count 160
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 18 with 2 rules applied. Total rules applied 101 place count 275 transition count 159
Free-agglomeration rule applied 1 times.
Iterating global reduction 18 with 1 rules applied. Total rules applied 102 place count 275 transition count 158
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 104 place count 273 transition count 158
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 19 with 2 rules applied. Total rules applied 106 place count 272 transition count 157
Free-agglomeration rule applied 1 times.
Iterating global reduction 19 with 1 rules applied. Total rules applied 107 place count 272 transition count 156
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 19 with 2 rules applied. Total rules applied 109 place count 270 transition count 156
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 20 with 2 rules applied. Total rules applied 111 place count 269 transition count 155
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 20 with 1 rules applied. Total rules applied 112 place count 269 transition count 154
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 20 with 3 rules applied. Total rules applied 115 place count 266 transition count 154
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 21 with 2 rules applied. Total rules applied 117 place count 265 transition count 153
Free-agglomeration rule applied 1 times.
Iterating global reduction 21 with 1 rules applied. Total rules applied 118 place count 265 transition count 152
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 21 with 2 rules applied. Total rules applied 120 place count 263 transition count 152
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 22 with 2 rules applied. Total rules applied 122 place count 262 transition count 151
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 22 with 1 rules applied. Total rules applied 123 place count 262 transition count 150
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 22 with 3 rules applied. Total rules applied 126 place count 259 transition count 150
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 23 with 2 rules applied. Total rules applied 128 place count 258 transition count 149
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 23 with 1 rules applied. Total rules applied 129 place count 258 transition count 148
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 23 with 3 rules applied. Total rules applied 132 place count 255 transition count 148
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 24 with 2 rules applied. Total rules applied 134 place count 254 transition count 147
Free-agglomeration rule applied 1 times.
Iterating global reduction 24 with 1 rules applied. Total rules applied 135 place count 254 transition count 146
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 24 with 2 rules applied. Total rules applied 137 place count 252 transition count 146
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 25 with 2 rules applied. Total rules applied 139 place count 251 transition count 145
Free-agglomeration rule applied 1 times.
Iterating global reduction 25 with 1 rules applied. Total rules applied 140 place count 251 transition count 144
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 25 with 2 rules applied. Total rules applied 142 place count 249 transition count 144
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 26 with 2 rules applied. Total rules applied 144 place count 248 transition count 143
Free-agglomeration rule applied 1 times.
Iterating global reduction 26 with 1 rules applied. Total rules applied 145 place count 248 transition count 142
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 26 with 2 rules applied. Total rules applied 147 place count 246 transition count 142
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 27 with 2 rules applied. Total rules applied 149 place count 245 transition count 141
Free-agglomeration rule applied 1 times.
Iterating global reduction 27 with 1 rules applied. Total rules applied 150 place count 245 transition count 140
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 27 with 2 rules applied. Total rules applied 152 place count 243 transition count 140
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 28 with 2 rules applied. Total rules applied 154 place count 242 transition count 139
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 28 with 1 rules applied. Total rules applied 155 place count 242 transition count 138
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 28 with 3 rules applied. Total rules applied 158 place count 239 transition count 138
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 29 with 2 rules applied. Total rules applied 160 place count 238 transition count 137
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 29 with 1 rules applied. Total rules applied 161 place count 238 transition count 136
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 29 with 3 rules applied. Total rules applied 164 place count 235 transition count 136
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 30 with 2 rules applied. Total rules applied 166 place count 234 transition count 135
Free-agglomeration rule applied 1 times.
Iterating global reduction 30 with 1 rules applied. Total rules applied 167 place count 234 transition count 134
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 30 with 2 rules applied. Total rules applied 169 place count 232 transition count 134
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 171 place count 231 transition count 133
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 31 with 1 rules applied. Total rules applied 172 place count 231 transition count 132
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 31 with 3 rules applied. Total rules applied 175 place count 228 transition count 132
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 32 with 2 rules applied. Total rules applied 177 place count 227 transition count 131
Free-agglomeration rule applied 1 times.
Iterating global reduction 32 with 1 rules applied. Total rules applied 178 place count 227 transition count 130
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 32 with 2 rules applied. Total rules applied 180 place count 225 transition count 130
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 33 with 2 rules applied. Total rules applied 182 place count 224 transition count 129
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 33 with 1 rules applied. Total rules applied 183 place count 224 transition count 128
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 33 with 3 rules applied. Total rules applied 186 place count 221 transition count 128
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 34 with 2 rules applied. Total rules applied 188 place count 220 transition count 127
Free-agglomeration rule applied 1 times.
Iterating global reduction 34 with 1 rules applied. Total rules applied 189 place count 220 transition count 126
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 34 with 2 rules applied. Total rules applied 191 place count 218 transition count 126
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 35 with 2 rules applied. Total rules applied 193 place count 217 transition count 125
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 35 with 1 rules applied. Total rules applied 194 place count 217 transition count 124
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 35 with 3 rules applied. Total rules applied 197 place count 214 transition count 124
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 36 with 2 rules applied. Total rules applied 199 place count 213 transition count 123
Free-agglomeration rule applied 1 times.
Iterating global reduction 36 with 1 rules applied. Total rules applied 200 place count 213 transition count 122
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 36 with 2 rules applied. Total rules applied 202 place count 211 transition count 122
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 37 with 2 rules applied. Total rules applied 204 place count 210 transition count 121
Free-agglomeration rule applied 1 times.
Iterating global reduction 37 with 1 rules applied. Total rules applied 205 place count 210 transition count 120
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 37 with 2 rules applied. Total rules applied 207 place count 208 transition count 120
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 38 with 2 rules applied. Total rules applied 209 place count 207 transition count 119
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 38 with 1 rules applied. Total rules applied 210 place count 207 transition count 118
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 38 with 3 rules applied. Total rules applied 213 place count 204 transition count 118
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 39 with 2 rules applied. Total rules applied 215 place count 203 transition count 117
Free-agglomeration rule applied 1 times.
Iterating global reduction 39 with 1 rules applied. Total rules applied 216 place count 203 transition count 116
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 39 with 2 rules applied. Total rules applied 218 place count 201 transition count 116
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 40 with 2 rules applied. Total rules applied 220 place count 200 transition count 115
Free-agglomeration rule applied 1 times.
Iterating global reduction 40 with 1 rules applied. Total rules applied 221 place count 200 transition count 114
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 40 with 2 rules applied. Total rules applied 223 place count 198 transition count 114
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 41 with 2 rules applied. Total rules applied 225 place count 197 transition count 113
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 41 with 1 rules applied. Total rules applied 226 place count 197 transition count 112
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 41 with 3 rules applied. Total rules applied 229 place count 194 transition count 112
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 42 with 2 rules applied. Total rules applied 231 place count 193 transition count 111
Free-agglomeration rule applied 1 times.
Iterating global reduction 42 with 1 rules applied. Total rules applied 232 place count 193 transition count 110
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 42 with 2 rules applied. Total rules applied 234 place count 191 transition count 110
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 43 with 2 rules applied. Total rules applied 236 place count 190 transition count 109
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 43 with 1 rules applied. Total rules applied 237 place count 190 transition count 108
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 43 with 3 rules applied. Total rules applied 240 place count 187 transition count 108
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 44 with 2 rules applied. Total rules applied 242 place count 186 transition count 107
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 44 with 1 rules applied. Total rules applied 243 place count 186 transition count 106
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 44 with 3 rules applied. Total rules applied 246 place count 183 transition count 106
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 45 with 2 rules applied. Total rules applied 248 place count 182 transition count 105
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 45 with 1 rules applied. Total rules applied 249 place count 182 transition count 104
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 45 with 3 rules applied. Total rules applied 252 place count 179 transition count 104
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 46 with 2 rules applied. Total rules applied 254 place count 178 transition count 103
Free-agglomeration rule applied 1 times.
Iterating global reduction 46 with 1 rules applied. Total rules applied 255 place count 178 transition count 102
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 46 with 2 rules applied. Total rules applied 257 place count 176 transition count 102
Applied a total of 257 rules in 460 ms. Remains 176 /339 variables (removed 163) and now considering 102/196 (removed 94) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 460 ms. Remains : 176/339 places, 102/196 transitions.
Incomplete random walk after 10000 steps, including 15 resets, run finished after 111 ms. (steps per millisecond=90 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 1003309 steps, run timeout after 3001 ms. (steps per millisecond=334 ) properties seen :{}
Probabilistic random walk after 1003309 steps, saw 220325 distinct states, run finished after 3001 ms. (steps per millisecond=334 ) properties seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 102 rows 176 cols
[2023-03-17 12:41:59] [INFO ] Computed 76 place invariants in 2 ms
[2023-03-17 12:41:59] [INFO ] [Real]Absence check using 76 positive place invariants in 9 ms returned sat
[2023-03-17 12:41:59] [INFO ] After 50ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-17 12:41:59] [INFO ] After 64ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-17 12:41:59] [INFO ] After 127ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-17 12:41:59] [INFO ] [Nat]Absence check using 76 positive place invariants in 9 ms returned sat
[2023-03-17 12:41:59] [INFO ] After 57ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-17 12:41:59] [INFO ] After 79ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 16 ms.
[2023-03-17 12:41:59] [INFO ] After 153ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 12 ms.
Support contains 10 out of 176 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 176/176 places, 102/102 transitions.
Applied a total of 0 rules in 2 ms. Remains 176 /176 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3 ms. Remains : 176/176 places, 102/102 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 176/176 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 176 /176 variables (removed 0) and now considering 102/102 (removed 0) transitions.
[2023-03-17 12:41:59] [INFO ] Invariant cache hit.
[2023-03-17 12:41:59] [INFO ] Implicit Places using invariants in 103 ms returned [105, 110, 112, 114, 117, 121, 123, 125, 129, 132, 138, 142, 144, 151, 153, 155, 159, 161, 164, 167, 169, 171, 173, 175]
Discarding 24 places :
Implicit Place search using SMT only with invariants took 104 ms to find 24 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 152/176 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 152 /152 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 108 ms. Remains : 152/176 places, 102/102 transitions.
Incomplete random walk after 10000 steps, including 15 resets, run finished after 107 ms. (steps per millisecond=93 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 1020114 steps, run timeout after 3001 ms. (steps per millisecond=339 ) properties seen :{}
Probabilistic random walk after 1020114 steps, saw 223841 distinct states, run finished after 3001 ms. (steps per millisecond=339 ) properties seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 102 rows 152 cols
[2023-03-17 12:42:03] [INFO ] Computed 52 place invariants in 2 ms
[2023-03-17 12:42:03] [INFO ] [Real]Absence check using 52 positive place invariants in 6 ms returned sat
[2023-03-17 12:42:03] [INFO ] After 52ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2
[2023-03-17 12:42:03] [INFO ] After 72ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 15 ms.
[2023-03-17 12:42:03] [INFO ] After 143ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :2
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 5 ms.
Support contains 10 out of 152 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 152/152 places, 102/102 transitions.
Applied a total of 0 rules in 2 ms. Remains 152 /152 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 152/152 places, 102/102 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 152/152 places, 102/102 transitions.
Applied a total of 0 rules in 2 ms. Remains 152 /152 variables (removed 0) and now considering 102/102 (removed 0) transitions.
[2023-03-17 12:42:03] [INFO ] Invariant cache hit.
[2023-03-17 12:42:03] [INFO ] Implicit Places using invariants in 86 ms returned []
[2023-03-17 12:42:03] [INFO ] Invariant cache hit.
[2023-03-17 12:42:03] [INFO ] Implicit Places using invariants and state equation in 122 ms returned []
Implicit Place search using SMT with State Equation took 210 ms to find 0 implicit places.
[2023-03-17 12:42:03] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-17 12:42:03] [INFO ] Invariant cache hit.
[2023-03-17 12:42:03] [INFO ] Dead Transitions using invariants and state equation in 66 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 288 ms. Remains : 152/152 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 152 /152 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Running SMT prover for 2 properties.
[2023-03-17 12:42:03] [INFO ] Invariant cache hit.
[2023-03-17 12:42:03] [INFO ] [Real]Absence check using 52 positive place invariants in 6 ms returned sat
[2023-03-17 12:42:03] [INFO ] After 48ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2
[2023-03-17 12:42:03] [INFO ] After 70ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-17 12:42:03] [INFO ] After 132ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :2
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 17 ms
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 19 ms
[2023-03-17 12:42:03] [INFO ] Input system was already deterministic with 202 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 347 transition count 200
Applied a total of 4 rules in 9 ms. Remains 347 /349 variables (removed 2) and now considering 200/202 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 347/349 places, 200/202 transitions.
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 15 ms
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 14 ms
[2023-03-17 12:42:03] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 3 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 12 ms
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 13 ms
[2023-03-17 12:42:03] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 12 ms
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 12 ms
[2023-03-17 12:42:03] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 12 ms
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 11 ms
[2023-03-17 12:42:03] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 11 ms
[2023-03-17 12:42:03] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 3 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:03] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 3 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 11 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 3 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 3 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 347 transition count 200
Applied a total of 4 rules in 9 ms. Remains 347 /349 variables (removed 2) and now considering 200/202 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 347/349 places, 200/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 349/349 places, 202/202 transitions.
Applied a total of 0 rules in 2 ms. Remains 349 /349 variables (removed 0) and now considering 202/202 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 349/349 places, 202/202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:42:04] [INFO ] Input system was already deterministic with 202 transitions.
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:42:04] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-17 12:42:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 349 places, 202 transitions and 898 arcs took 2 ms.
Total runtime 18939 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ResAllocation-PT-R100C002
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
CTLFireability

FORMULA ResAllocation-PT-R100C002-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R100C002-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R100C002-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R100C002-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R100C002-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R100C002-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R100C002-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679057391422

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 9 (type EXCL) for 6 ResAllocation-PT-R100C002-CTLFireability-02
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 9 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-02
lola: result : false
lola: markings : 5051
lola: fired transitions : 5052
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 ResAllocation-PT-R100C002-CTLFireability-03
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type FNDP) for 22 ResAllocation-PT-R100C002-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 22 ResAllocation-PT-R100C002-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 22 ResAllocation-PT-R100C002-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SRCH) for ResAllocation-PT-R100C002-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 60 (type FNDP) for ResAllocation-PT-R100C002-CTLFireability-06
lola: result : true
lola: fired transitions : 53
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 61 (type EQUN) for ResAllocation-PT-R100C002-CTLFireability-06 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: try reading problem file /home/mcc/execution/372/CTLFireability-61.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.

lola: FINISHED task # 61 (type EQUN) for ResAllocation-PT-R100C002-CTLFireability-06
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 4/257 5/32 ResAllocation-PT-R100C002-CTLFireability-03 1192516 m, 238503 m/sec, 2790538 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 9/257 10/32 ResAllocation-PT-R100C002-CTLFireability-03 2351485 m, 231793 m/sec, 5711293 t fired, .

Time elapsed: 10 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 14/257 15/32 ResAllocation-PT-R100C002-CTLFireability-03 3506413 m, 230985 m/sec, 8678543 t fired, .

Time elapsed: 15 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 19/257 19/32 ResAllocation-PT-R100C002-CTLFireability-03 4642719 m, 227261 m/sec, 11605274 t fired, .

Time elapsed: 20 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 24/257 23/32 ResAllocation-PT-R100C002-CTLFireability-03 5694482 m, 210352 m/sec, 14520685 t fired, .

Time elapsed: 25 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 29/257 28/32 ResAllocation-PT-R100C002-CTLFireability-03 6772713 m, 215646 m/sec, 17435713 t fired, .

Time elapsed: 30 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 34/257 32/32 ResAllocation-PT-R100C002-CTLFireability-03 7920629 m, 229583 m/sec, 20377942 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 ResAllocation-PT-R100C002-CTLFireability-15
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-15
lola: result : false
lola: markings : 5051
lola: fired transitions : 24957
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 ResAllocation-PT-R100C002-CTLFireability-14
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-14
lola: result : true
lola: markings : 4966
lola: fired transitions : 14968
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 ResAllocation-PT-R100C002-CTLFireability-12
lola: time limit : 323 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/323 5/32 ResAllocation-PT-R100C002-CTLFireability-12 824529 m, 164905 m/sec, 2942148 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/323 9/32 ResAllocation-PT-R100C002-CTLFireability-12 1667272 m, 168548 m/sec, 5901422 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/323 13/32 ResAllocation-PT-R100C002-CTLFireability-12 2319313 m, 130408 m/sec, 8850230 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/323 17/32 ResAllocation-PT-R100C002-CTLFireability-12 3052838 m, 146705 m/sec, 11813954 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/323 20/32 ResAllocation-PT-R100C002-CTLFireability-12 3704948 m, 130422 m/sec, 14785967 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/323 24/32 ResAllocation-PT-R100C002-CTLFireability-12 4446508 m, 148312 m/sec, 17755665 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 35/323 27/32 ResAllocation-PT-R100C002-CTLFireability-12 5051339 m, 120966 m/sec, 20719855 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 40/323 30/32 ResAllocation-PT-R100C002-CTLFireability-12 5680452 m, 125822 m/sec, 23623287 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R100C002-CTLFireability-11
lola: time limit : 351 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/351 4/32 ResAllocation-PT-R100C002-CTLFireability-11 705822 m, 141164 m/sec, 3191678 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/351 8/32 ResAllocation-PT-R100C002-CTLFireability-11 1403103 m, 139456 m/sec, 6318118 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/351 11/32 ResAllocation-PT-R100C002-CTLFireability-11 2016452 m, 122669 m/sec, 9426705 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/351 14/32 ResAllocation-PT-R100C002-CTLFireability-11 2594773 m, 115664 m/sec, 12556432 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/351 17/32 ResAllocation-PT-R100C002-CTLFireability-11 3193061 m, 119657 m/sec, 15646544 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/351 20/32 ResAllocation-PT-R100C002-CTLFireability-11 3761668 m, 113721 m/sec, 18766132 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/351 24/32 ResAllocation-PT-R100C002-CTLFireability-11 4395719 m, 126810 m/sec, 21900122 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/351 26/32 ResAllocation-PT-R100C002-CTLFireability-11 4915593 m, 103974 m/sec, 24969441 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/351 29/32 ResAllocation-PT-R100C002-CTLFireability-11 5445243 m, 105930 m/sec, 28051561 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 50/351 32/32 ResAllocation-PT-R100C002-CTLFireability-11 5992099 m, 109371 m/sec, 31084826 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 ResAllocation-PT-R100C002-CTLFireability-10
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/384 4/32 ResAllocation-PT-R100C002-CTLFireability-10 705175 m, 141035 m/sec, 2898007 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/384 8/32 ResAllocation-PT-R100C002-CTLFireability-10 1312488 m, 121462 m/sec, 5786008 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/384 11/32 ResAllocation-PT-R100C002-CTLFireability-10 1879351 m, 113372 m/sec, 8689186 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/384 13/32 ResAllocation-PT-R100C002-CTLFireability-10 2419977 m, 108125 m/sec, 11574793 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/384 16/32 ResAllocation-PT-R100C002-CTLFireability-10 2978924 m, 111789 m/sec, 14392542 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/384 19/32 ResAllocation-PT-R100C002-CTLFireability-10 3517725 m, 107760 m/sec, 17247214 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/384 22/32 ResAllocation-PT-R100C002-CTLFireability-10 4097322 m, 115919 m/sec, 20132427 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/384 25/32 ResAllocation-PT-R100C002-CTLFireability-10 4627415 m, 106018 m/sec, 22997845 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/384 28/32 ResAllocation-PT-R100C002-CTLFireability-10 5143670 m, 103251 m/sec, 25829354 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/384 30/32 ResAllocation-PT-R100C002-CTLFireability-10 5659006 m, 103067 m/sec, 28702561 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 ResAllocation-PT-R100C002-CTLFireability-09
lola: time limit : 425 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-09
lola: result : false
lola: markings : 5052
lola: fired transitions : 15158
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 ResAllocation-PT-R100C002-CTLFireability-08
lola: time limit : 486 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-08
lola: result : true
lola: markings : 9902
lola: fired transitions : 9902
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R100C002-CTLFireability-07
lola: time limit : 567 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/567 6/32 ResAllocation-PT-R100C002-CTLFireability-07 1270948 m, 254189 m/sec, 3004078 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/567 10/32 ResAllocation-PT-R100C002-CTLFireability-07 2466756 m, 239161 m/sec, 6056558 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/567 15/32 ResAllocation-PT-R100C002-CTLFireability-07 3651471 m, 236943 m/sec, 9117610 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/567 20/32 ResAllocation-PT-R100C002-CTLFireability-07 4828674 m, 235440 m/sec, 12141243 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/567 24/32 ResAllocation-PT-R100C002-CTLFireability-07 5907266 m, 215718 m/sec, 15173525 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/567 29/32 ResAllocation-PT-R100C002-CTLFireability-07 7037837 m, 226114 m/sec, 18124981 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 ResAllocation-PT-R100C002-CTLFireability-05
lola: time limit : 673 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/673 4/32 ResAllocation-PT-R100C002-CTLFireability-05 692744 m, 138548 m/sec, 3161099 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/673 8/32 ResAllocation-PT-R100C002-CTLFireability-05 1386418 m, 138734 m/sec, 6283662 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/673 11/32 ResAllocation-PT-R100C002-CTLFireability-05 2000523 m, 122821 m/sec, 9388226 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/673 14/32 ResAllocation-PT-R100C002-CTLFireability-05 2575890 m, 115073 m/sec, 12516501 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/673 17/32 ResAllocation-PT-R100C002-CTLFireability-05 3173147 m, 119451 m/sec, 15618111 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/673 20/32 ResAllocation-PT-R100C002-CTLFireability-05 3730591 m, 111488 m/sec, 18725099 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/673 23/32 ResAllocation-PT-R100C002-CTLFireability-05 4365284 m, 126938 m/sec, 21848547 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/673 26/32 ResAllocation-PT-R100C002-CTLFireability-05 4882691 m, 103481 m/sec, 24919612 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 45/673 29/32 ResAllocation-PT-R100C002-CTLFireability-05 5402528 m, 103967 m/sec, 28006660 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 50/673 32/32 ResAllocation-PT-R100C002-CTLFireability-05 5953009 m, 110096 m/sec, 31032023 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 ResAllocation-PT-R100C002-CTLFireability-04
lola: time limit : 828 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/828 5/32 ResAllocation-PT-R100C002-CTLFireability-04 861244 m, 172248 m/sec, 3083032 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/828 10/32 ResAllocation-PT-R100C002-CTLFireability-04 1723860 m, 172523 m/sec, 6098423 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/828 13/32 ResAllocation-PT-R100C002-CTLFireability-04 2393609 m, 133949 m/sec, 9132404 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/828 17/32 ResAllocation-PT-R100C002-CTLFireability-04 3126934 m, 146665 m/sec, 12126143 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/828 20/32 ResAllocation-PT-R100C002-CTLFireability-04 3794367 m, 133486 m/sec, 15133588 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/828 24/32 ResAllocation-PT-R100C002-CTLFireability-04 4522865 m, 145699 m/sec, 18127703 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/828 27/32 ResAllocation-PT-R100C002-CTLFireability-04 5133083 m, 122043 m/sec, 21118842 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/828 31/32 ResAllocation-PT-R100C002-CTLFireability-04 5772364 m, 127856 m/sec, 24071943 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R100C002-CTLFireability-01
lola: time limit : 1089 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1089 5/32 ResAllocation-PT-R100C002-CTLFireability-01 844735 m, 168947 m/sec, 3041143 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1089 10/32 ResAllocation-PT-R100C002-CTLFireability-01 1698040 m, 170661 m/sec, 6016542 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1089 13/32 ResAllocation-PT-R100C002-CTLFireability-01 2360463 m, 132484 m/sec, 9022576 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1089 17/32 ResAllocation-PT-R100C002-CTLFireability-01 3097264 m, 147360 m/sec, 12008107 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1089 20/32 ResAllocation-PT-R100C002-CTLFireability-01 3754532 m, 131453 m/sec, 14996149 t fired, .

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1089 24/32 ResAllocation-PT-R100C002-CTLFireability-01 4486219 m, 146337 m/sec, 17970437 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/1089 27/32 ResAllocation-PT-R100C002-CTLFireability-01 5091407 m, 121037 m/sec, 20936571 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/1089 30/32 ResAllocation-PT-R100C002-CTLFireability-01 5726354 m, 126989 m/sec, 23869077 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-00: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R100C002-CTLFireability-00
lola: time limit : 1612 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-00
lola: result : true
lola: markings : 2992
lola: fired transitions : 2991
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 ResAllocation-PT-R100C002-CTLFireability-13
lola: time limit : 3224 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/3224 3/32 ResAllocation-PT-R100C002-CTLFireability-13 478515 m, 95703 m/sec, 3164593 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/3224 5/32 ResAllocation-PT-R100C002-CTLFireability-13 867919 m, 77880 m/sec, 6342380 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/3224 7/32 ResAllocation-PT-R100C002-CTLFireability-13 1329184 m, 92253 m/sec, 9513313 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/3224 10/32 ResAllocation-PT-R100C002-CTLFireability-13 1816282 m, 97419 m/sec, 12668400 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/3224 12/32 ResAllocation-PT-R100C002-CTLFireability-13 2133111 m, 63365 m/sec, 15832918 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/3224 13/32 ResAllocation-PT-R100C002-CTLFireability-13 2461665 m, 65710 m/sec, 18991375 t fired, .

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 35/3224 15/32 ResAllocation-PT-R100C002-CTLFireability-13 2804198 m, 68506 m/sec, 22151066 t fired, .

Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 40/3224 17/32 ResAllocation-PT-R100C002-CTLFireability-13 3212258 m, 81612 m/sec, 25281199 t fired, .

Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 45/3224 19/32 ResAllocation-PT-R100C002-CTLFireability-13 3498650 m, 57278 m/sec, 28390177 t fired, .

Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 50/3224 21/32 ResAllocation-PT-R100C002-CTLFireability-13 3877189 m, 75707 m/sec, 31512643 t fired, .

Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 55/3224 23/32 ResAllocation-PT-R100C002-CTLFireability-13 4226470 m, 69856 m/sec, 34638250 t fired, .

Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 60/3224 25/32 ResAllocation-PT-R100C002-CTLFireability-13 4616522 m, 78010 m/sec, 37715706 t fired, .

Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 65/3224 26/32 ResAllocation-PT-R100C002-CTLFireability-13 4887707 m, 54237 m/sec, 40804633 t fired, .

Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 70/3224 27/32 ResAllocation-PT-R100C002-CTLFireability-13 5167644 m, 55987 m/sec, 43899594 t fired, .

Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 75/3224 29/32 ResAllocation-PT-R100C002-CTLFireability-13 5467506 m, 59972 m/sec, 46982395 t fired, .

Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 80/3224 31/32 ResAllocation-PT-R100C002-CTLFireability-13 5803243 m, 67147 m/sec, 50017441 t fired, .

Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 85/3224 32/32 ResAllocation-PT-R100C002-CTLFireability-13 6116028 m, 62557 m/sec, 53070250 t fired, .

Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-02: CONJ false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-03: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-04: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-05: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-07: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL false CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-11: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-12: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-13: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker


Time elapsed: 466 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R100C002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ResAllocation-PT-R100C002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889200000770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R100C002.tgz
mv ResAllocation-PT-R100C002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;