Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889200000762.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ResAllocation-PT-R050C002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889200000762
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 704K
-rw-r--r-- 1 mcc users 6.6K Feb 25 15:30 CTLCardinality.txt
-rw-r--r-- 1 mcc users 65K Feb 25 15:30 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 15:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 25 15:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 25 15:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 167K Feb 25 15:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Feb 25 15:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 15:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 212K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R050C002-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679056295015

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ResAllocation-PT-R050C002
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 12:31:36] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 12:31:36] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 12:31:36] [INFO ] Load time of PNML (sax parser for PT used): 62 ms
[2023-03-17 12:31:36] [INFO ] Transformed 200 places.
[2023-03-17 12:31:36] [INFO ] Transformed 102 transitions.
[2023-03-17 12:31:36] [INFO ] Parsed PT model containing 200 places and 102 transitions and 500 arcs in 121 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 144 out of 200 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 200/200 places, 102/102 transitions.
Applied a total of 0 rules in 12 ms. Remains 200 /200 variables (removed 0) and now considering 102/102 (removed 0) transitions.
// Phase 1: matrix 102 rows 200 cols
[2023-03-17 12:31:36] [INFO ] Computed 100 place invariants in 12 ms
[2023-03-17 12:31:37] [INFO ] Implicit Places using invariants in 418 ms returned []
[2023-03-17 12:31:37] [INFO ] Invariant cache hit.
[2023-03-17 12:31:37] [INFO ] Implicit Places using invariants and state equation in 138 ms returned [103, 107, 111, 113, 121, 129, 133, 135, 141, 145, 155, 159, 163, 167, 173, 179, 183, 187]
Discarding 18 places :
Implicit Place search using SMT with State Equation took 582 ms to find 18 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 182/200 places, 102/102 transitions.
Applied a total of 0 rules in 2 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 597 ms. Remains : 182/200 places, 102/102 transitions.
Support contains 144 out of 182 places after structural reductions.
[2023-03-17 12:31:37] [INFO ] Flatten gal took : 34 ms
[2023-03-17 12:31:37] [INFO ] Flatten gal took : 14 ms
[2023-03-17 12:31:37] [INFO ] Input system was already deterministic with 102 transitions.
Support contains 142 out of 182 places (down from 144) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 15 resets, run finished after 491 ms. (steps per millisecond=20 ) properties (out of 80) seen :52
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Running SMT prover for 28 properties.
// Phase 1: matrix 102 rows 182 cols
[2023-03-17 12:31:38] [INFO ] Computed 82 place invariants in 11 ms
[2023-03-17 12:31:38] [INFO ] [Real]Absence check using 82 positive place invariants in 17 ms returned sat
[2023-03-17 12:31:38] [INFO ] After 553ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:28
[2023-03-17 12:31:38] [INFO ] [Nat]Absence check using 82 positive place invariants in 15 ms returned sat
[2023-03-17 12:31:39] [INFO ] After 226ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :28
[2023-03-17 12:31:39] [INFO ] Deduced a trap composed of 4 places in 42 ms of which 4 ms to minimize.
[2023-03-17 12:31:39] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 49 ms
[2023-03-17 12:31:39] [INFO ] After 642ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :27
Attempting to minimize the solution found.
Minimization took 180 ms.
[2023-03-17 12:31:39] [INFO ] After 1058ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :27
Fused 28 Parikh solutions to 27 different solutions.
Parikh walk visited 24 properties in 160 ms.
Support contains 14 out of 182 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 182/182 places, 102/102 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 181 transition count 101
Free-agglomeration rule applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 181 transition count 100
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 4 place count 180 transition count 100
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 5 place count 180 transition count 99
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 8 place count 177 transition count 99
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 10 place count 176 transition count 98
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 11 place count 176 transition count 97
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 14 place count 173 transition count 97
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 16 place count 172 transition count 96
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 17 place count 172 transition count 95
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 20 place count 169 transition count 95
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 22 place count 168 transition count 94
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 4 with 1 rules applied. Total rules applied 23 place count 168 transition count 93
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 26 place count 165 transition count 93
Applied a total of 26 rules in 79 ms. Remains 165 /182 variables (removed 17) and now considering 93/102 (removed 9) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 79 ms. Remains : 165/182 places, 93/102 transitions.
Incomplete random walk after 10000 steps, including 18 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 921893 steps, run timeout after 3001 ms. (steps per millisecond=307 ) properties seen :{}
Probabilistic random walk after 921893 steps, saw 201452 distinct states, run finished after 3004 ms. (steps per millisecond=306 ) properties seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 93 rows 165 cols
[2023-03-17 12:31:43] [INFO ] Computed 74 place invariants in 6 ms
[2023-03-17 12:31:43] [INFO ] [Real]Absence check using 74 positive place invariants in 9 ms returned sat
[2023-03-17 12:31:43] [INFO ] After 60ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:2
[2023-03-17 12:31:43] [INFO ] After 74ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-17 12:31:43] [INFO ] After 134ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-17 12:31:43] [INFO ] [Nat]Absence check using 74 positive place invariants in 9 ms returned sat
[2023-03-17 12:31:43] [INFO ] After 58ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-17 12:31:43] [INFO ] After 103ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 20 ms.
[2023-03-17 12:31:43] [INFO ] After 181ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 18 ms.
Support contains 14 out of 165 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 165/165 places, 93/93 transitions.
Applied a total of 0 rules in 5 ms. Remains 165 /165 variables (removed 0) and now considering 93/93 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5 ms. Remains : 165/165 places, 93/93 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 165/165 places, 93/93 transitions.
Applied a total of 0 rules in 4 ms. Remains 165 /165 variables (removed 0) and now considering 93/93 (removed 0) transitions.
[2023-03-17 12:31:43] [INFO ] Invariant cache hit.
[2023-03-17 12:31:43] [INFO ] Implicit Places using invariants in 109 ms returned [92, 95, 98, 102, 104, 106, 109, 111, 116, 120, 122, 125, 130, 132, 134, 137, 140, 143, 146, 148, 151, 153, 156, 159, 162, 164]
Discarding 26 places :
Implicit Place search using SMT only with invariants took 118 ms to find 26 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 139/165 places, 93/93 transitions.
Applied a total of 0 rules in 5 ms. Remains 139 /139 variables (removed 0) and now considering 93/93 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 127 ms. Remains : 139/165 places, 93/93 transitions.
Incomplete random walk after 10000 steps, including 18 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 1010242 steps, run timeout after 3001 ms. (steps per millisecond=336 ) properties seen :{}
Probabilistic random walk after 1010242 steps, saw 217257 distinct states, run finished after 3001 ms. (steps per millisecond=336 ) properties seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 93 rows 139 cols
[2023-03-17 12:31:46] [INFO ] Computed 48 place invariants in 1 ms
[2023-03-17 12:31:46] [INFO ] [Real]Absence check using 48 positive place invariants in 6 ms returned sat
[2023-03-17 12:31:47] [INFO ] After 100ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-17 12:31:47] [INFO ] [Nat]Absence check using 48 positive place invariants in 5 ms returned sat
[2023-03-17 12:31:47] [INFO ] After 52ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-17 12:31:47] [INFO ] After 87ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 25 ms.
[2023-03-17 12:31:47] [INFO ] After 173ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 24 ms.
Support contains 14 out of 139 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 139/139 places, 93/93 transitions.
Applied a total of 0 rules in 4 ms. Remains 139 /139 variables (removed 0) and now considering 93/93 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4 ms. Remains : 139/139 places, 93/93 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 139/139 places, 93/93 transitions.
Applied a total of 0 rules in 3 ms. Remains 139 /139 variables (removed 0) and now considering 93/93 (removed 0) transitions.
[2023-03-17 12:31:47] [INFO ] Invariant cache hit.
[2023-03-17 12:31:47] [INFO ] Implicit Places using invariants in 168 ms returned []
[2023-03-17 12:31:47] [INFO ] Invariant cache hit.
[2023-03-17 12:31:47] [INFO ] Implicit Places using invariants and state equation in 131 ms returned []
Implicit Place search using SMT with State Equation took 304 ms to find 0 implicit places.
[2023-03-17 12:31:47] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-17 12:31:47] [INFO ] Invariant cache hit.
[2023-03-17 12:31:47] [INFO ] Dead Transitions using invariants and state equation in 69 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 386 ms. Remains : 139/139 places, 93/93 transitions.
Free-agglomeration rule applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 139 transition count 92
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 138 transition count 92
Applied a total of 2 rules in 11 ms. Remains 138 /139 variables (removed 1) and now considering 92/93 (removed 1) transitions.
Running SMT prover for 3 properties.
// Phase 1: matrix 92 rows 138 cols
[2023-03-17 12:31:47] [INFO ] Computed 48 place invariants in 1 ms
[2023-03-17 12:31:47] [INFO ] [Real]Absence check using 48 positive place invariants in 5 ms returned sat
[2023-03-17 12:31:47] [INFO ] After 218ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-17 12:31:47] [INFO ] [Nat]Absence check using 48 positive place invariants in 6 ms returned sat
[2023-03-17 12:31:47] [INFO ] After 49ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-17 12:31:48] [INFO ] After 74ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 18 ms.
[2023-03-17 12:31:48] [INFO ] After 144ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 11 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 5 rules applied. Total rules applied 5 place count 179 transition count 100
Applied a total of 5 rules in 8 ms. Remains 179 /182 variables (removed 3) and now considering 100/102 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 179/182 places, 100/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 100 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 180 transition count 101
Applied a total of 3 rules in 6 ms. Remains 180 /182 variables (removed 2) and now considering 101/102 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 180/182 places, 101/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 101 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 2 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Applied a total of 0 rules in 1 ms. Remains 182 /182 variables (removed 0) and now considering 102/102 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 182/182 places, 102/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 182/182 places, 102/102 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 5 rules applied. Total rules applied 5 place count 179 transition count 100
Applied a total of 5 rules in 6 ms. Remains 179 /182 variables (removed 3) and now considering 100/102 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 179/182 places, 100/102 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 5 ms
[2023-03-17 12:31:48] [INFO ] Input system was already deterministic with 100 transitions.
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Flatten gal took : 6 ms
[2023-03-17 12:31:48] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-17 12:31:48] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 182 places, 102 transitions and 464 arcs took 2 ms.
Total runtime 12185 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ResAllocation-PT-R050C002
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/362
CTLFireability

FORMULA ResAllocation-PT-R050C002-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R050C002-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R050C002-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R050C002-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R050C002-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R050C002-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R050C002-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R050C002-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ResAllocation-PT-R050C002-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679056635137

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/362/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/362/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/362/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 48 (type EXCL) for 0 ResAllocation-PT-R050C002-CTLFireability-00
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 48 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-00
lola: result : true
lola: markings : 876
lola: fired transitions : 875
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R050C002-CTLFireability-06
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-06
lola: result : false
lola: markings : 876
lola: fired transitions : 878
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R050C002-CTLFireability-04
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 13 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-04
lola: result : true
lola: markings : 875
lola: fired transitions : 2585
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R050C002-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/276 4/32 ResAllocation-PT-R050C002-CTLFireability-02 928244 m, 185648 m/sec, 4978401 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/276 8/32 ResAllocation-PT-R050C002-CTLFireability-02 1844948 m, 183340 m/sec, 10154064 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/276 12/32 ResAllocation-PT-R050C002-CTLFireability-02 2776351 m, 186280 m/sec, 15303039 t fired, .

Time elapsed: 15 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/276 15/32 ResAllocation-PT-R050C002-CTLFireability-02 3435392 m, 131808 m/sec, 19602050 t fired, .

Time elapsed: 20 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/276 18/32 ResAllocation-PT-R050C002-CTLFireability-02 4117269 m, 136375 m/sec, 24120373 t fired, .

Time elapsed: 25 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/276 21/32 ResAllocation-PT-R050C002-CTLFireability-02 4915230 m, 159592 m/sec, 29190038 t fired, .

Time elapsed: 30 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/276 24/32 ResAllocation-PT-R050C002-CTLFireability-02 5590187 m, 134991 m/sec, 33614550 t fired, .

Time elapsed: 35 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/276 27/32 ResAllocation-PT-R050C002-CTLFireability-02 6341123 m, 150187 m/sec, 38559986 t fired, .

Time elapsed: 40 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/276 30/32 ResAllocation-PT-R050C002-CTLFireability-02 7115602 m, 154895 m/sec, 43446663 t fired, .

Time elapsed: 45 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 ResAllocation-PT-R050C002-CTLFireability-14
lola: time limit : 295 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/295 8/32 ResAllocation-PT-R050C002-CTLFireability-14 1926744 m, 385348 m/sec, 4624759 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/295 16/32 ResAllocation-PT-R050C002-CTLFireability-14 3725902 m, 359831 m/sec, 9306400 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/295 23/32 ResAllocation-PT-R050C002-CTLFireability-14 5461232 m, 347066 m/sec, 13902963 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/295 29/32 ResAllocation-PT-R050C002-CTLFireability-14 7189641 m, 345681 m/sec, 18518348 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 ResAllocation-PT-R050C002-CTLFireability-13
lola: time limit : 320 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/320 5/32 ResAllocation-PT-R050C002-CTLFireability-13 1056212 m, 211242 m/sec, 4658947 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/320 10/32 ResAllocation-PT-R050C002-CTLFireability-13 2106017 m, 209961 m/sec, 9506982 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/320 14/32 ResAllocation-PT-R050C002-CTLFireability-13 3049072 m, 188611 m/sec, 13993393 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/320 17/32 ResAllocation-PT-R050C002-CTLFireability-13 3804751 m, 151135 m/sec, 18255350 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/320 20/32 ResAllocation-PT-R050C002-CTLFireability-13 4674258 m, 173901 m/sec, 23085784 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/320 24/32 ResAllocation-PT-R050C002-CTLFireability-13 5463692 m, 157886 m/sec, 27312047 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/320 27/32 ResAllocation-PT-R050C002-CTLFireability-13 6265351 m, 160331 m/sec, 31800376 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/320 30/32 ResAllocation-PT-R050C002-CTLFireability-13 7107006 m, 168331 m/sec, 36281605 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 ResAllocation-PT-R050C002-CTLFireability-12
lola: time limit : 348 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/348 5/32 ResAllocation-PT-R050C002-CTLFireability-12 1117701 m, 223540 m/sec, 4932833 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/348 10/32 ResAllocation-PT-R050C002-CTLFireability-12 2233129 m, 223085 m/sec, 10085906 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/348 14/32 ResAllocation-PT-R050C002-CTLFireability-12 3180232 m, 189420 m/sec, 14733862 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/348 17/32 ResAllocation-PT-R050C002-CTLFireability-12 3987507 m, 161455 m/sec, 19279205 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/348 21/32 ResAllocation-PT-R050C002-CTLFireability-12 4914879 m, 185474 m/sec, 24273125 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/348 25/32 ResAllocation-PT-R050C002-CTLFireability-12 5715316 m, 160087 m/sec, 28727630 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/348 28/32 ResAllocation-PT-R050C002-CTLFireability-12 6624799 m, 181896 m/sec, 33776125 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/348 32/32 ResAllocation-PT-R050C002-CTLFireability-12 7476209 m, 170282 m/sec, 38356245 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R050C002-CTLFireability-11
lola: time limit : 381 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/381 3/32 ResAllocation-PT-R050C002-CTLFireability-11 604422 m, 120884 m/sec, 4797984 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/381 5/32 ResAllocation-PT-R050C002-CTLFireability-11 1140210 m, 107157 m/sec, 9498295 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/381 8/32 ResAllocation-PT-R050C002-CTLFireability-11 1671988 m, 106355 m/sec, 14299802 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/381 10/32 ResAllocation-PT-R050C002-CTLFireability-11 2207453 m, 107093 m/sec, 19137560 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/381 12/32 ResAllocation-PT-R050C002-CTLFireability-11 2738464 m, 106202 m/sec, 24049394 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/381 14/32 ResAllocation-PT-R050C002-CTLFireability-11 3220117 m, 96330 m/sec, 28551921 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/381 16/32 ResAllocation-PT-R050C002-CTLFireability-11 3691017 m, 94180 m/sec, 33205056 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/381 18/32 ResAllocation-PT-R050C002-CTLFireability-11 4188046 m, 99405 m/sec, 38098742 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/381 20/32 ResAllocation-PT-R050C002-CTLFireability-11 4706657 m, 103722 m/sec, 43415442 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/381 23/32 ResAllocation-PT-R050C002-CTLFireability-11 5216122 m, 101893 m/sec, 48175852 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/381 25/32 ResAllocation-PT-R050C002-CTLFireability-11 5690713 m, 94918 m/sec, 52849031 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/381 27/32 ResAllocation-PT-R050C002-CTLFireability-11 6195810 m, 101019 m/sec, 57864891 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/381 29/32 ResAllocation-PT-R050C002-CTLFireability-11 6721300 m, 105098 m/sec, 63263784 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/381 31/32 ResAllocation-PT-R050C002-CTLFireability-11 7159935 m, 87727 m/sec, 67545991 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 ResAllocation-PT-R050C002-CTLFireability-10
lola: time limit : 420 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-10
lola: result : true
lola: markings : 1172
lola: fired transitions : 1172
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ResAllocation-PT-R050C002-CTLFireability-09
lola: time limit : 480 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-09
lola: result : true
lola: markings : 672
lola: fired transitions : 1347
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 ResAllocation-PT-R050C002-CTLFireability-08
lola: time limit : 560 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-08
lola: result : true
lola: markings : 876
lola: fired transitions : 919
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ResAllocation-PT-R050C002-CTLFireability-07
lola: time limit : 672 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/672 5/32 ResAllocation-PT-R050C002-CTLFireability-07 1146500 m, 229300 m/sec, 5069985 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/672 10/32 ResAllocation-PT-R050C002-CTLFireability-07 2290107 m, 228721 m/sec, 10344943 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/672 14/32 ResAllocation-PT-R050C002-CTLFireability-07 3248407 m, 191660 m/sec, 15106626 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/672 18/32 ResAllocation-PT-R050C002-CTLFireability-07 4093212 m, 168961 m/sec, 19871986 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/672 22/32 ResAllocation-PT-R050C002-CTLFireability-07 5043152 m, 189988 m/sec, 24929758 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/672 25/32 ResAllocation-PT-R050C002-CTLFireability-07 5870708 m, 165511 m/sec, 29592653 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/672 29/32 ResAllocation-PT-R050C002-CTLFireability-07 6820066 m, 189871 m/sec, 34732773 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R050C002-CTLFireability-05
lola: time limit : 829 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-05
lola: result : true
lola: markings : 793
lola: fired transitions : 2274
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R050C002-CTLFireability-01
lola: time limit : 1106 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-01
lola: result : false
lola: markings : 11561
lola: fired transitions : 26800
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R050C002-CTLFireability-15
lola: time limit : 1659 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-15
lola: result : false
lola: markings : 2047
lola: fired transitions : 9394
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R050C002-CTLFireability-03
lola: time limit : 3319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/3319 5/32 ResAllocation-PT-R050C002-CTLFireability-03 1128647 m, 225729 m/sec, 4985134 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/3319 10/32 ResAllocation-PT-R050C002-CTLFireability-03 2264447 m, 227160 m/sec, 10225821 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/3319 14/32 ResAllocation-PT-R050C002-CTLFireability-03 3151973 m, 177505 m/sec, 14571480 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/3319 17/32 ResAllocation-PT-R050C002-CTLFireability-03 3888575 m, 147320 m/sec, 18725176 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/3319 21/32 ResAllocation-PT-R050C002-CTLFireability-03 4811953 m, 184675 m/sec, 23781539 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/3319 24/32 ResAllocation-PT-R050C002-CTLFireability-03 5544533 m, 146516 m/sec, 27763261 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/3319 27/32 ResAllocation-PT-R050C002-CTLFireability-03 6357122 m, 162517 m/sec, 32310088 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/3319 31/32 ResAllocation-PT-R050C002-CTLFireability-03 7191168 m, 166809 m/sec, 36763021 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for ResAllocation-PT-R050C002-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R050C002-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R050C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R050C002-CTLFireability-00: F false state space / EG
ResAllocation-PT-R050C002-CTLFireability-01: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-02: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-03: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-04: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-05: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-06: CTL false CTL model checker
ResAllocation-PT-R050C002-CTLFireability-07: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-09: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R050C002-CTLFireability-11: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-12: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-13: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-14: CTL unknown AGGR
ResAllocation-PT-R050C002-CTLFireability-15: CTL false CTL model checker


Time elapsed: 326 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R050C002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ResAllocation-PT-R050C002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889200000762"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R050C002.tgz
mv ResAllocation-PT-R050C002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;