About the Execution of LoLa+red for ResAllocation-PT-R003C050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 977.460 | 140819.00 | 144678.00 | 722.90 | F?T?TFFTTTTTFFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889200000713.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ResAllocation-PT-R003C050, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889200000713
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 816K
-rw-r--r-- 1 mcc users 8.3K Feb 25 15:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K Feb 25 15:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 15:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 15:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Feb 25 15:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 15:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Feb 25 15:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 15:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 360K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-00
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-01
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-02
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-03
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-04
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-05
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-06
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-07
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-08
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-09
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-10
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-11
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-12
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-13
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-14
FORMULA_NAME ResAllocation-PT-R003C050-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1679055111241
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ResAllocation-PT-R003C050
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 12:11:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-17 12:11:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 12:11:52] [INFO ] Load time of PNML (sax parser for PT used): 73 ms
[2023-03-17 12:11:52] [INFO ] Transformed 300 places.
[2023-03-17 12:11:52] [INFO ] Transformed 200 transitions.
[2023-03-17 12:11:53] [INFO ] Parsed PT model containing 300 places and 200 transitions and 894 arcs in 338 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 13 ms.
Support contains 139 out of 300 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 300/300 places, 200/200 transitions.
Applied a total of 0 rules in 17 ms. Remains 300 /300 variables (removed 0) and now considering 200/200 (removed 0) transitions.
// Phase 1: matrix 200 rows 300 cols
[2023-03-17 12:11:53] [INFO ] Computed 150 place invariants in 18 ms
[2023-03-17 12:11:53] [INFO ] Implicit Places using invariants in 285 ms returned [295, 299]
Discarding 2 places :
Implicit Place search using SMT only with invariants took 309 ms to find 2 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 298/300 places, 200/200 transitions.
Applied a total of 0 rules in 8 ms. Remains 298 /298 variables (removed 0) and now considering 200/200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 334 ms. Remains : 298/300 places, 200/200 transitions.
Support contains 139 out of 298 places after structural reductions.
[2023-03-17 12:11:53] [INFO ] Flatten gal took : 44 ms
[2023-03-17 12:11:53] [INFO ] Flatten gal took : 26 ms
[2023-03-17 12:11:53] [INFO ] Input system was already deterministic with 200 transitions.
Incomplete random walk after 10000 steps, including 95 resets, run finished after 600 ms. (steps per millisecond=16 ) properties (out of 103) seen :75
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 28) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 28) seen :0
Running SMT prover for 28 properties.
// Phase 1: matrix 200 rows 298 cols
[2023-03-17 12:11:54] [INFO ] Computed 148 place invariants in 3 ms
[2023-03-17 12:11:54] [INFO ] [Real]Absence check using 148 positive place invariants in 19 ms returned sat
[2023-03-17 12:11:54] [INFO ] After 255ms SMT Verify possible using all constraints in real domain returned unsat :9 sat :0 real:19
[2023-03-17 12:11:54] [INFO ] [Nat]Absence check using 148 positive place invariants in 18 ms returned sat
[2023-03-17 12:11:54] [INFO ] After 90ms SMT Verify possible using state equation in natural domain returned unsat :26 sat :2
[2023-03-17 12:11:55] [INFO ] Deduced a trap composed of 4 places in 40 ms of which 6 ms to minimize.
[2023-03-17 12:11:55] [INFO ] Deduced a trap composed of 4 places in 22 ms of which 1 ms to minimize.
[2023-03-17 12:11:55] [INFO ] Deduced a trap composed of 4 places in 16 ms of which 1 ms to minimize.
[2023-03-17 12:11:55] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 121 ms
[2023-03-17 12:11:55] [INFO ] After 249ms SMT Verify possible using trap constraints in natural domain returned unsat :26 sat :2
Attempting to minimize the solution found.
Minimization took 32 ms.
[2023-03-17 12:11:55] [INFO ] After 462ms SMT Verify possible using all constraints in natural domain returned unsat :26 sat :2
Fused 28 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 12 ms.
Support contains 8 out of 298 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 298/298 places, 200/200 transitions.
Performed 43 Post agglomeration using F-continuation condition.Transition count delta: 43
Deduced a syphon composed of 43 places in 0 ms
Reduce places removed 43 places and 0 transitions.
Iterating global reduction 0 with 86 rules applied. Total rules applied 86 place count 255 transition count 157
Free-agglomeration rule applied 2 times.
Iterating global reduction 0 with 2 rules applied. Total rules applied 88 place count 255 transition count 155
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 92 place count 251 transition count 155
Free-agglomeration rule applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 93 place count 251 transition count 154
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 95 place count 250 transition count 153
Free-agglomeration rule (complex) applied 44 times.
Iterating global reduction 2 with 44 rules applied. Total rules applied 139 place count 250 transition count 109
Discarding 2 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Remove reverse transitions (loop back) rule discarded transition t5.t4 and 2 places that fell out of Prefix Of Interest.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 26 transitions
Trivial Post-agglo rules discarded 26 transitions
Performed 26 trivial Post agglomeration. Transition count delta: 26
Iterating post reduction 2 with 29 rules applied. Total rules applied 168 place count 125 transition count 80
Reduce places removed 48 places and 0 transitions.
Drop transitions removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 3 with 74 rules applied. Total rules applied 242 place count 77 transition count 54
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 4 with 26 rules applied. Total rules applied 268 place count 61 transition count 44
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 4 with 6 rules applied. Total rules applied 274 place count 61 transition count 38
Free-agglomeration rule (complex) applied 8 times.
Iterating global reduction 5 with 8 rules applied. Total rules applied 282 place count 61 transition count 30
Reduce places removed 24 places and 0 transitions.
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 27 rules applied. Total rules applied 309 place count 37 transition count 27
Applied a total of 309 rules in 66 ms. Remains 37 /298 variables (removed 261) and now considering 27/200 (removed 173) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 66 ms. Remains : 37/298 places, 27/200 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 106 ms. (steps per millisecond=94 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 2) seen :1
Finished Best-First random walk after 60 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=60 )
Successfully simplified 26 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA ResAllocation-PT-R003C050-CTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C050-CTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C050-CTLCardinality-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C050-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C050-CTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 12:11:55] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 16 ms
[2023-03-17 12:11:55] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA ResAllocation-PT-R003C050-CTLCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ResAllocation-PT-R003C050-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 16 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 200 transitions.
Support contains 79 out of 298 places (down from 103) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Performed 49 Post agglomeration using F-continuation condition.Transition count delta: 49
Deduced a syphon composed of 49 places in 0 ms
Reduce places removed 49 places and 0 transitions.
Iterating global reduction 0 with 98 rules applied. Total rules applied 98 place count 249 transition count 151
Applied a total of 98 rules in 17 ms. Remains 249 /298 variables (removed 49) and now considering 151/200 (removed 49) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 249/298 places, 151/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 151 transitions.
Starting structural reductions in LTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Applied a total of 0 rules in 5 ms. Remains 298 /298 variables (removed 0) and now considering 200/200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 298/298 places, 200/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 12 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 12 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Performed 44 Post agglomeration using F-continuation condition.Transition count delta: 44
Deduced a syphon composed of 44 places in 0 ms
Reduce places removed 44 places and 0 transitions.
Iterating global reduction 0 with 88 rules applied. Total rules applied 88 place count 254 transition count 156
Applied a total of 88 rules in 16 ms. Remains 254 /298 variables (removed 44) and now considering 156/200 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 254/298 places, 156/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 8 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Applied a total of 0 rules in 4 ms. Remains 298 /298 variables (removed 0) and now considering 200/200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 298/298 places, 200/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 11 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 12 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Applied a total of 0 rules in 3 ms. Remains 298 /298 variables (removed 0) and now considering 200/200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 298/298 places, 200/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 11 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 11 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Applied a total of 0 rules in 3 ms. Remains 298 /298 variables (removed 0) and now considering 200/200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 298/298 places, 200/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Applied a total of 0 rules in 3 ms. Remains 298 /298 variables (removed 0) and now considering 200/200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 298/298 places, 200/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 11 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Performed 44 Post agglomeration using F-continuation condition.Transition count delta: 44
Deduced a syphon composed of 44 places in 0 ms
Reduce places removed 44 places and 0 transitions.
Iterating global reduction 0 with 88 rules applied. Total rules applied 88 place count 254 transition count 156
Applied a total of 88 rules in 12 ms. Remains 254 /298 variables (removed 44) and now considering 156/200 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 254/298 places, 156/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 7 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 156 transitions.
Starting structural reductions in LTL mode, iteration 0 : 298/298 places, 200/200 transitions.
Applied a total of 0 rules in 2 ms. Remains 298 /298 variables (removed 0) and now considering 200/200 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 298/298 places, 200/200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 9 ms
[2023-03-17 12:11:55] [INFO ] Input system was already deterministic with 200 transitions.
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:11:55] [INFO ] Flatten gal took : 10 ms
[2023-03-17 12:11:55] [INFO ] Export to MCC of 9 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-17 12:11:55] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 298 places, 200 transitions and 890 arcs took 2 ms.
Total runtime 3260 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ResAllocation-PT-R003C050
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/363
FORMULA ResAllocation-PT-R003C050-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R003C050-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679055252060
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/363/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/363/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/363/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 16 (type EXCL) for 15 ResAllocation-PT-R003C050-CTLCardinality-10
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-10
lola: result : true
lola: markings : 348
lola: fired transitions : 378
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ResAllocation-PT-R003C050-CTLCardinality-07
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 10 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-07
lola: result : true
lola: markings : 5
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 7 (type EXCL) for 6 ResAllocation-PT-R003C050-CTLCardinality-03
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/514 3/32 ResAllocation-PT-R003C050-CTLCardinality-03 470361 m, 94072 m/sec, 5221768 t fired, .
Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/514 5/32 ResAllocation-PT-R003C050-CTLCardinality-03 933249 m, 92577 m/sec, 10538524 t fired, .
Time elapsed: 10 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/514 8/32 ResAllocation-PT-R003C050-CTLCardinality-03 1366508 m, 86651 m/sec, 16036492 t fired, .
Time elapsed: 15 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/514 11/32 ResAllocation-PT-R003C050-CTLCardinality-03 1882041 m, 103106 m/sec, 21412767 t fired, .
Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/514 13/32 ResAllocation-PT-R003C050-CTLCardinality-03 2343642 m, 92320 m/sec, 26856696 t fired, .
Time elapsed: 25 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/514 15/32 ResAllocation-PT-R003C050-CTLCardinality-03 2733830 m, 78037 m/sec, 32093964 t fired, .
Time elapsed: 30 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/514 18/32 ResAllocation-PT-R003C050-CTLCardinality-03 3197013 m, 92636 m/sec, 37101254 t fired, .
Time elapsed: 35 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/514 19/32 ResAllocation-PT-R003C050-CTLCardinality-03 3533859 m, 67369 m/sec, 42347040 t fired, .
Time elapsed: 40 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 44/514 22/32 ResAllocation-PT-R003C050-CTLCardinality-03 3981906 m, 89609 m/sec, 47503539 t fired, .
Time elapsed: 45 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 49/514 24/32 ResAllocation-PT-R003C050-CTLCardinality-03 4410101 m, 85639 m/sec, 52396901 t fired, .
Time elapsed: 50 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 54/514 26/32 ResAllocation-PT-R003C050-CTLCardinality-03 4827479 m, 83475 m/sec, 57499279 t fired, .
Time elapsed: 55 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 59/514 29/32 ResAllocation-PT-R003C050-CTLCardinality-03 5258084 m, 86121 m/sec, 62535747 t fired, .
Time elapsed: 60 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 64/514 31/32 ResAllocation-PT-R003C050-CTLCardinality-03 5639653 m, 76313 m/sec, 67633759 t fired, .
Time elapsed: 65 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 9
lola: CANCELED task # 7 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
lola: LAUNCH task # 19 (type EXCL) for 18 ResAllocation-PT-R003C050-CTLCardinality-12
lola: time limit : 588 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-12
lola: result : false
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 ResAllocation-PT-R003C050-CTLCardinality-09
lola: time limit : 706 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-09
lola: result : true
lola: markings : 115
lola: fired transitions : 312
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R003C050-CTLCardinality-02
lola: time limit : 882 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-02
lola: result : true
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R003C050-CTLCardinality-01
lola: time limit : 1176 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1176 4/32 ResAllocation-PT-R003C050-CTLCardinality-01 593384 m, 118676 m/sec, 5442647 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1176 6/32 ResAllocation-PT-R003C050-CTLCardinality-01 1150988 m, 111520 m/sec, 11023691 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1176 9/32 ResAllocation-PT-R003C050-CTLCardinality-01 1717395 m, 113281 m/sec, 16349917 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1176 12/32 ResAllocation-PT-R003C050-CTLCardinality-01 2227759 m, 102072 m/sec, 21722183 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1176 15/32 ResAllocation-PT-R003C050-CTLCardinality-01 2777476 m, 109943 m/sec, 27194042 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1176 17/32 ResAllocation-PT-R003C050-CTLCardinality-01 3266921 m, 97889 m/sec, 32547772 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1176 20/32 ResAllocation-PT-R003C050-CTLCardinality-01 3816599 m, 109935 m/sec, 38000216 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1176 23/32 ResAllocation-PT-R003C050-CTLCardinality-01 4329019 m, 102484 m/sec, 43482945 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 46/1176 25/32 ResAllocation-PT-R003C050-CTLCardinality-01 4825188 m, 99233 m/sec, 48904686 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 51/1176 28/32 ResAllocation-PT-R003C050-CTLCardinality-01 5310234 m, 97009 m/sec, 54392350 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 56/1176 30/32 ResAllocation-PT-R003C050-CTLCardinality-01 5764186 m, 90790 m/sec, 59832283 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 61/1176 32/32 ResAllocation-PT-R003C050-CTLCardinality-01 6159726 m, 79108 m/sec, 64975330 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
lola: CANCELED task # 1 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R003C050-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R003C050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R003C050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 9
lola: LAUNCH task # 25 (type EXCL) for 24 ResAllocation-PT-R003C050-CTLCardinality-15
lola: time limit : 1732 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-15
lola: result : true
lola: markings : 7
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 ResAllocation-PT-R003C050-CTLCardinality-13
lola: time limit : 3464 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for ResAllocation-PT-R003C050-CTLCardinality-13
lola: result : false
lola: markings : 4
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 9
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R003C050-CTLCardinality-01: CTL unknown AGGR
ResAllocation-PT-R003C050-CTLCardinality-02: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-03: CTL unknown AGGR
ResAllocation-PT-R003C050-CTLCardinality-07: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-09: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-10: CTL true CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-12: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-13: CTL false CTL model checker
ResAllocation-PT-R003C050-CTLCardinality-15: CTL true CTL model checker
Time elapsed: 136 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C050"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ResAllocation-PT-R003C050, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889200000713"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C050.tgz
mv ResAllocation-PT-R003C050 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;