Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199900650.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RefineWMG-PT-100101, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199900650
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 7.4K Feb 26 15:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 15:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 15:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 26 15:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 15:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 58K Feb 26 15:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 26 15:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 26 15:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 218K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-00
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-01
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-02
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-03
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-04
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-05
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-06
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-07
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-08
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-09
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-10
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-11
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-12
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-13
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-14
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679054106737

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RefineWMG-PT-100101
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 11:55:08] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 11:55:08] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 11:55:08] [INFO ] Load time of PNML (sax parser for PT used): 90 ms
[2023-03-17 11:55:08] [INFO ] Transformed 504 places.
[2023-03-17 11:55:08] [INFO ] Transformed 403 transitions.
[2023-03-17 11:55:08] [INFO ] Parsed PT model containing 504 places and 403 transitions and 1208 arcs in 158 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
Support contains 165 out of 504 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 46 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
// Phase 1: matrix 403 rows 504 cols
[2023-03-17 11:55:08] [INFO ] Computed 202 place invariants in 18 ms
[2023-03-17 11:55:08] [INFO ] Dead Transitions using invariants and state equation in 379 ms found 0 transitions.
[2023-03-17 11:55:08] [INFO ] Invariant cache hit.
[2023-03-17 11:55:09] [INFO ] Implicit Places using invariants in 170 ms returned []
[2023-03-17 11:55:09] [INFO ] Invariant cache hit.
[2023-03-17 11:55:09] [INFO ] Implicit Places using invariants and state equation in 324 ms returned []
Implicit Place search using SMT with State Equation took 496 ms to find 0 implicit places.
[2023-03-17 11:55:09] [INFO ] Invariant cache hit.
[2023-03-17 11:55:09] [INFO ] Dead Transitions using invariants and state equation in 184 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1129 ms. Remains : 504/504 places, 403/403 transitions.
Support contains 165 out of 504 places after structural reductions.
[2023-03-17 11:55:09] [INFO ] Flatten gal took : 59 ms
[2023-03-17 11:55:09] [INFO ] Flatten gal took : 25 ms
[2023-03-17 11:55:09] [INFO ] Input system was already deterministic with 403 transitions.
Support contains 163 out of 504 places (down from 165) after GAL structural reductions.
Incomplete random walk after 10002 steps, including 2 resets, run finished after 106 ms. (steps per millisecond=94 ) properties (out of 96) seen :30
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 66) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 66) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 66) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 63) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 62) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Running SMT prover for 61 properties.
[2023-03-17 11:55:10] [INFO ] Invariant cache hit.
[2023-03-17 11:55:11] [INFO ] [Real]Absence check using 202 positive place invariants in 22 ms returned sat
[2023-03-17 11:55:11] [INFO ] After 663ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:61
[2023-03-17 11:55:11] [INFO ] [Nat]Absence check using 202 positive place invariants in 22 ms returned sat
[2023-03-17 11:55:13] [INFO ] After 1430ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :61
[2023-03-17 11:55:15] [INFO ] After 3579ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :61
Attempting to minimize the solution found.
Minimization took 1363 ms.
[2023-03-17 11:55:17] [INFO ] After 6007ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :61
Finished Parikh walk after 22265 steps, including 1 resets, run visited all 1 properties in 145 ms. (steps per millisecond=153 )
Parikh walk visited 61 properties in 4611 ms.
[2023-03-17 11:55:21] [INFO ] Flatten gal took : 20 ms
[2023-03-17 11:55:21] [INFO ] Flatten gal took : 21 ms
[2023-03-17 11:55:21] [INFO ] Input system was already deterministic with 403 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 19 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:21] [INFO ] Invariant cache hit.
[2023-03-17 11:55:22] [INFO ] Dead Transitions using invariants and state equation in 204 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 225 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:22] [INFO ] Flatten gal took : 16 ms
[2023-03-17 11:55:22] [INFO ] Flatten gal took : 16 ms
[2023-03-17 11:55:22] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 7 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:22] [INFO ] Invariant cache hit.
[2023-03-17 11:55:22] [INFO ] Dead Transitions using invariants and state equation in 199 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 208 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:22] [INFO ] Flatten gal took : 16 ms
[2023-03-17 11:55:22] [INFO ] Flatten gal took : 16 ms
[2023-03-17 11:55:22] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 6 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:22] [INFO ] Invariant cache hit.
[2023-03-17 11:55:22] [INFO ] Dead Transitions using invariants and state equation in 199 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 208 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:22] [INFO ] Flatten gal took : 15 ms
[2023-03-17 11:55:22] [INFO ] Flatten gal took : 13 ms
[2023-03-17 11:55:22] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 8 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:22] [INFO ] Invariant cache hit.
[2023-03-17 11:55:22] [INFO ] Dead Transitions using invariants and state equation in 180 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 189 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:22] [INFO ] Flatten gal took : 12 ms
[2023-03-17 11:55:22] [INFO ] Flatten gal took : 12 ms
[2023-03-17 11:55:22] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:23] [INFO ] Invariant cache hit.
[2023-03-17 11:55:23] [INFO ] Dead Transitions using invariants and state equation in 206 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 212 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:23] [INFO ] Flatten gal took : 12 ms
[2023-03-17 11:55:23] [INFO ] Flatten gal took : 12 ms
[2023-03-17 11:55:23] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:23] [INFO ] Invariant cache hit.
[2023-03-17 11:55:23] [INFO ] Dead Transitions using invariants and state equation in 205 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 211 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:23] [INFO ] Flatten gal took : 16 ms
[2023-03-17 11:55:23] [INFO ] Flatten gal took : 23 ms
[2023-03-17 11:55:23] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:23] [INFO ] Invariant cache hit.
[2023-03-17 11:55:23] [INFO ] Dead Transitions using invariants and state equation in 253 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 259 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:23] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:23] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:55:23] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 4 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:23] [INFO ] Invariant cache hit.
[2023-03-17 11:55:24] [INFO ] Dead Transitions using invariants and state equation in 175 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 184 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:55:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:24] [INFO ] Invariant cache hit.
[2023-03-17 11:55:24] [INFO ] Dead Transitions using invariants and state equation in 177 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 183 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:55:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:24] [INFO ] Invariant cache hit.
[2023-03-17 11:55:24] [INFO ] Dead Transitions using invariants and state equation in 191 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 198 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:55:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 11 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:24] [INFO ] Invariant cache hit.
[2023-03-17 11:55:24] [INFO ] Dead Transitions using invariants and state equation in 174 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 187 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 18 ms
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 12 ms
[2023-03-17 11:55:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 4 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:24] [INFO ] Invariant cache hit.
[2023-03-17 11:55:24] [INFO ] Dead Transitions using invariants and state equation in 180 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 186 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:55:24] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:55:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 4 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:25] [INFO ] Invariant cache hit.
[2023-03-17 11:55:25] [INFO ] Dead Transitions using invariants and state equation in 183 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 188 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:25] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 4 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:25] [INFO ] Invariant cache hit.
[2023-03-17 11:55:25] [INFO ] Dead Transitions using invariants and state equation in 172 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 177 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 13 ms
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:25] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 4 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:25] [INFO ] Invariant cache hit.
[2023-03-17 11:55:25] [INFO ] Dead Transitions using invariants and state equation in 202 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 208 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:25] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 4 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:55:25] [INFO ] Invariant cache hit.
[2023-03-17 11:55:25] [INFO ] Dead Transitions using invariants and state equation in 196 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 201 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:25] [INFO ] Input system was already deterministic with 403 transitions.
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:25] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:55:25] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-17 11:55:25] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 504 places, 403 transitions and 1208 arcs took 2 ms.
Total runtime 17675 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RefineWMG-PT-100101
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA RefineWMG-PT-100101-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100101-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100101-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100101-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100101-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100101-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100101-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100101-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679054292820

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 28 (type EXCL) for 27 RefineWMG-PT-100101-CTLFireability-09
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-00: AXAG 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/199 14/32 RefineWMG-PT-100101-CTLFireability-09 985295 m, 197059 m/sec, 1482852 t fired, .

Time elapsed: 6 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-00: AXAG 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/199 27/32 RefineWMG-PT-100101-CTLFireability-09 2006166 m, 204174 m/sec, 3019250 t fired, .

Time elapsed: 11 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for RefineWMG-PT-100101-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-00: AXAG 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 16 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 0 RefineWMG-PT-100101-CTLFireability-00
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for RefineWMG-PT-100101-CTLFireability-00
lola: result : true
lola: markings : 22
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 RefineWMG-PT-100101-CTLFireability-15
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for RefineWMG-PT-100101-CTLFireability-15
lola: result : false
lola: markings : 503
lola: fired transitions : 704
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 RefineWMG-PT-100101-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/238 8/32 RefineWMG-PT-100101-CTLFireability-14 596069 m, 119213 m/sec, 2096615 t fired, .

Time elapsed: 21 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/238 15/32 RefineWMG-PT-100101-CTLFireability-14 1197153 m, 120216 m/sec, 4154460 t fired, .

Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/238 22/32 RefineWMG-PT-100101-CTLFireability-14 1778374 m, 116244 m/sec, 6096281 t fired, .

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/238 29/32 RefineWMG-PT-100101-CTLFireability-14 2363790 m, 117083 m/sec, 8061392 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for RefineWMG-PT-100101-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 39 RefineWMG-PT-100101-CTLFireability-13
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for RefineWMG-PT-100101-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 39 RefineWMG-PT-100101-CTLFireability-13
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for RefineWMG-PT-100101-CTLFireability-13
lola: result : true
lola: markings : 3383
lola: fired transitions : 6620
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 39 RefineWMG-PT-100101-CTLFireability-13
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for RefineWMG-PT-100101-CTLFireability-13
lola: result : true
lola: markings : 168823
lola: fired transitions : 333109
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 RefineWMG-PT-100101-CTLFireability-12
lola: time limit : 323 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 4/323 5/32 RefineWMG-PT-100101-CTLFireability-12 315943 m, 63188 m/sec, 475417 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 9/323 10/32 RefineWMG-PT-100101-CTLFireability-12 717083 m, 80228 m/sec, 1079081 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 14/323 16/32 RefineWMG-PT-100101-CTLFireability-12 1121595 m, 80902 m/sec, 1687884 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 19/323 21/32 RefineWMG-PT-100101-CTLFireability-12 1524260 m, 80533 m/sec, 2293866 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 24/323 26/32 RefineWMG-PT-100101-CTLFireability-12 1929168 m, 80981 m/sec, 2903231 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 29/323 31/32 RefineWMG-PT-100101-CTLFireability-12 2332974 m, 80761 m/sec, 3510972 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for RefineWMG-PT-100101-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 RefineWMG-PT-100101-CTLFireability-11
lola: time limit : 352 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for RefineWMG-PT-100101-CTLFireability-11
lola: result : true
lola: markings : 504
lola: fired transitions : 605
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 RefineWMG-PT-100101-CTLFireability-10
lola: time limit : 391 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for RefineWMG-PT-100101-CTLFireability-10
lola: result : true
lola: markings : 496
lola: fired transitions : 596
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 RefineWMG-PT-100101-CTLFireability-08
lola: time limit : 440 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/440 13/32 RefineWMG-PT-100101-CTLFireability-08 1297160 m, 259432 m/sec, 2046613 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/440 26/32 RefineWMG-PT-100101-CTLFireability-08 2816041 m, 303776 m/sec, 3841306 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for RefineWMG-PT-100101-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 RefineWMG-PT-100101-CTLFireability-07
lola: time limit : 501 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/501 6/32 RefineWMG-PT-100101-CTLFireability-07 970526 m, 194105 m/sec, 1924107 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/501 12/32 RefineWMG-PT-100101-CTLFireability-07 1960698 m, 198034 m/sec, 3887213 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/501 18/32 RefineWMG-PT-100101-CTLFireability-07 3012052 m, 210270 m/sec, 5971776 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/501 23/32 RefineWMG-PT-100101-CTLFireability-07 3956468 m, 188883 m/sec, 7844172 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/501 29/32 RefineWMG-PT-100101-CTLFireability-07 4978070 m, 204320 m/sec, 9869774 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for RefineWMG-PT-100101-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 RefineWMG-PT-100101-CTLFireability-06
lola: time limit : 579 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for RefineWMG-PT-100101-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 RefineWMG-PT-100101-CTLFireability-05
lola: time limit : 695 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/695 12/32 RefineWMG-PT-100101-CTLFireability-05 865330 m, 173066 m/sec, 1302175 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/695 23/32 RefineWMG-PT-100101-CTLFireability-05 1688468 m, 164627 m/sec, 2541006 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for RefineWMG-PT-100101-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 RefineWMG-PT-100101-CTLFireability-04
lola: time limit : 866 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for RefineWMG-PT-100101-CTLFireability-04
lola: result : false
lola: markings : 1531
lola: fired transitions : 4340
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 RefineWMG-PT-100101-CTLFireability-03
lola: time limit : 1154 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for RefineWMG-PT-100101-CTLFireability-03
lola: result : true
lola: markings : 566736
lola: fired transitions : 1122558
lola: time used : 3.000000
lola: memory pages used : 3
lola: LAUNCH task # 7 (type EXCL) for 6 RefineWMG-PT-100101-CTLFireability-02
lola: time limit : 1730 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 2/1730 9/32 RefineWMG-PT-100101-CTLFireability-02 748933 m, 149786 m/sec, 802563 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 7/1730 31/32 RefineWMG-PT-100101-CTLFireability-02 2668891 m, 383991 m/sec, 2892323 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for RefineWMG-PT-100101-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 RefineWMG-PT-100101-CTLFireability-01
lola: time limit : 3449 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3449 14/32 RefineWMG-PT-100101-CTLFireability-01 1296847 m, 259369 m/sec, 1618840 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3449 29/32 RefineWMG-PT-100101-CTLFireability-01 2632602 m, 267151 m/sec, 3284318 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for RefineWMG-PT-100101-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-01: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-02: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-05: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-07: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-08: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-09: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-12: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-14: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker


Time elapsed: 166 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-100101"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RefineWMG-PT-100101, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199900650"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-100101.tgz
mv RefineWMG-PT-100101 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;