Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199900642.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RefineWMG-PT-100100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199900642
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 700K
-rw-r--r-- 1 mcc users 7.8K Feb 26 16:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 16:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 16:06 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 16:06 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 16:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 172K Feb 26 16:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 16:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 41K Feb 26 16:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 218K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-00
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-01
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-02
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-03
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-04
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-05
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-06
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-07
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-08
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-09
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-10
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-11
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-12
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-13
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-14
FORMULA_NAME RefineWMG-PT-100100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679053926936

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RefineWMG-PT-100100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 11:52:08] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 11:52:08] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 11:52:08] [INFO ] Load time of PNML (sax parser for PT used): 62 ms
[2023-03-17 11:52:08] [INFO ] Transformed 504 places.
[2023-03-17 11:52:08] [INFO ] Transformed 403 transitions.
[2023-03-17 11:52:08] [INFO ] Parsed PT model containing 504 places and 403 transitions and 1208 arcs in 119 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Support contains 163 out of 504 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 46 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
// Phase 1: matrix 403 rows 504 cols
[2023-03-17 11:52:08] [INFO ] Computed 202 place invariants in 20 ms
[2023-03-17 11:52:08] [INFO ] Dead Transitions using invariants and state equation in 424 ms found 0 transitions.
[2023-03-17 11:52:08] [INFO ] Invariant cache hit.
[2023-03-17 11:52:09] [INFO ] Implicit Places using invariants in 157 ms returned []
[2023-03-17 11:52:09] [INFO ] Invariant cache hit.
[2023-03-17 11:52:09] [INFO ] Implicit Places using invariants and state equation in 309 ms returned []
Implicit Place search using SMT with State Equation took 469 ms to find 0 implicit places.
[2023-03-17 11:52:09] [INFO ] Invariant cache hit.
[2023-03-17 11:52:09] [INFO ] Dead Transitions using invariants and state equation in 203 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1173 ms. Remains : 504/504 places, 403/403 transitions.
Support contains 163 out of 504 places after structural reductions.
[2023-03-17 11:52:12] [INFO ] Flatten gal took : 79 ms
[2023-03-17 11:52:12] [INFO ] Flatten gal took : 26 ms
[2023-03-17 11:52:12] [INFO ] Input system was already deterministic with 403 transitions.
Support contains 162 out of 504 places (down from 163) after GAL structural reductions.
Incomplete random walk after 10014 steps, including 2 resets, run finished after 178 ms. (steps per millisecond=56 ) properties (out of 87) seen :23
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 61) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 60) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 59) seen :0
Running SMT prover for 59 properties.
[2023-03-17 11:52:12] [INFO ] Invariant cache hit.
[2023-03-17 11:52:13] [INFO ] [Real]Absence check using 202 positive place invariants in 26 ms returned sat
[2023-03-17 11:52:13] [INFO ] After 767ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:59
[2023-03-17 11:52:14] [INFO ] [Nat]Absence check using 202 positive place invariants in 24 ms returned sat
[2023-03-17 11:52:16] [INFO ] After 1445ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :59
[2023-03-17 11:52:18] [INFO ] After 3533ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :59
Attempting to minimize the solution found.
Minimization took 1342 ms.
[2023-03-17 11:52:19] [INFO ] After 5843ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :59
Finished Parikh walk after 18086 steps, including 0 resets, run visited all 1 properties in 126 ms. (steps per millisecond=143 )
Parikh walk visited 59 properties in 4305 ms.
[2023-03-17 11:52:23] [INFO ] Flatten gal took : 23 ms
[2023-03-17 11:52:23] [INFO ] Flatten gal took : 22 ms
[2023-03-17 11:52:23] [INFO ] Input system was already deterministic with 403 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 16 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:23] [INFO ] Invariant cache hit.
[2023-03-17 11:52:24] [INFO ] Dead Transitions using invariants and state equation in 191 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 210 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:24] [INFO ] Flatten gal took : 16 ms
[2023-03-17 11:52:24] [INFO ] Flatten gal took : 16 ms
[2023-03-17 11:52:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 17 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:24] [INFO ] Invariant cache hit.
[2023-03-17 11:52:24] [INFO ] Dead Transitions using invariants and state equation in 193 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 212 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:24] [INFO ] Flatten gal took : 19 ms
[2023-03-17 11:52:24] [INFO ] Flatten gal took : 17 ms
[2023-03-17 11:52:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 7 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:24] [INFO ] Invariant cache hit.
[2023-03-17 11:52:24] [INFO ] Dead Transitions using invariants and state equation in 212 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 221 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:24] [INFO ] Flatten gal took : 14 ms
[2023-03-17 11:52:24] [INFO ] Flatten gal took : 14 ms
[2023-03-17 11:52:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:24] [INFO ] Invariant cache hit.
[2023-03-17 11:52:24] [INFO ] Dead Transitions using invariants and state equation in 202 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 209 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:24] [INFO ] Flatten gal took : 14 ms
[2023-03-17 11:52:24] [INFO ] Flatten gal took : 13 ms
[2023-03-17 11:52:24] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:24] [INFO ] Invariant cache hit.
[2023-03-17 11:52:25] [INFO ] Dead Transitions using invariants and state equation in 202 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 209 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 14 ms
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 12 ms
[2023-03-17 11:52:25] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:25] [INFO ] Invariant cache hit.
[2023-03-17 11:52:25] [INFO ] Dead Transitions using invariants and state equation in 200 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 207 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 11 ms
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 11 ms
[2023-03-17 11:52:25] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Graph (trivial) has 292 edges and 504 vertex of which 194 / 504 are part of one of the 97 SCC in 3 ms
Free SCC test removed 97 places
Ensure Unique test removed 97 transitions
Reduce isomorphic transitions removed 97 transitions.
Reduce places removed 97 places and 0 transitions.
Ensure Unique test removed 96 transitions
Reduce isomorphic transitions removed 96 transitions.
Iterating post reduction 0 with 96 rules applied. Total rules applied 97 place count 310 transition count 210
Performed 98 Post agglomeration using F-continuation condition.Transition count delta: 98
Deduced a syphon composed of 98 places in 0 ms
Reduce places removed 196 places and 0 transitions.
Iterating global reduction 1 with 294 rules applied. Total rules applied 391 place count 114 transition count 112
Drop transitions removed 91 transitions
Trivial Post-agglo rules discarded 91 transitions
Performed 91 trivial Post agglomeration. Transition count delta: 91
Iterating post reduction 1 with 91 rules applied. Total rules applied 482 place count 114 transition count 21
Reduce places removed 91 places and 0 transitions.
Iterating post reduction 2 with 91 rules applied. Total rules applied 573 place count 23 transition count 21
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 573 place count 23 transition count 18
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 579 place count 20 transition count 18
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 581 place count 19 transition count 17
Applied a total of 581 rules in 28 ms. Remains 19 /504 variables (removed 485) and now considering 17/403 (removed 386) transitions.
// Phase 1: matrix 17 rows 19 cols
[2023-03-17 11:52:25] [INFO ] Computed 7 place invariants in 2 ms
[2023-03-17 11:52:25] [INFO ] Dead Transitions using invariants and state equation in 26 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 56 ms. Remains : 19/504 places, 17/403 transitions.
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 0 ms
[2023-03-17 11:52:25] [INFO ] Input system was already deterministic with 17 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Graph (trivial) has 296 edges and 504 vertex of which 198 / 504 are part of one of the 99 SCC in 1 ms
Free SCC test removed 99 places
Ensure Unique test removed 99 transitions
Reduce isomorphic transitions removed 99 transitions.
Reduce places removed 99 places and 0 transitions.
Ensure Unique test removed 98 transitions
Reduce isomorphic transitions removed 98 transitions.
Iterating post reduction 0 with 98 rules applied. Total rules applied 99 place count 306 transition count 206
Performed 98 Post agglomeration using F-continuation condition.Transition count delta: 98
Deduced a syphon composed of 98 places in 1 ms
Reduce places removed 196 places and 0 transitions.
Iterating global reduction 1 with 294 rules applied. Total rules applied 393 place count 110 transition count 108
Drop transitions removed 94 transitions
Trivial Post-agglo rules discarded 94 transitions
Performed 94 trivial Post agglomeration. Transition count delta: 94
Iterating post reduction 1 with 94 rules applied. Total rules applied 487 place count 110 transition count 14
Reduce places removed 94 places and 0 transitions.
Iterating post reduction 2 with 94 rules applied. Total rules applied 581 place count 16 transition count 14
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 581 place count 16 transition count 12
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 585 place count 14 transition count 12
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 587 place count 13 transition count 11
Applied a total of 587 rules in 18 ms. Remains 13 /504 variables (removed 491) and now considering 11/403 (removed 392) transitions.
// Phase 1: matrix 11 rows 13 cols
[2023-03-17 11:52:25] [INFO ] Computed 5 place invariants in 0 ms
[2023-03-17 11:52:25] [INFO ] Dead Transitions using invariants and state equation in 20 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 13/504 places, 11/403 transitions.
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 0 ms
[2023-03-17 11:52:25] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 7 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
// Phase 1: matrix 403 rows 504 cols
[2023-03-17 11:52:25] [INFO ] Computed 202 place invariants in 5 ms
[2023-03-17 11:52:25] [INFO ] Dead Transitions using invariants and state equation in 206 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 215 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 11 ms
[2023-03-17 11:52:25] [INFO ] Flatten gal took : 11 ms
[2023-03-17 11:52:25] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 4 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:25] [INFO ] Invariant cache hit.
[2023-03-17 11:52:26] [INFO ] Dead Transitions using invariants and state equation in 196 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 203 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:26] [INFO ] Flatten gal took : 11 ms
[2023-03-17 11:52:26] [INFO ] Flatten gal took : 11 ms
[2023-03-17 11:52:26] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:26] [INFO ] Invariant cache hit.
[2023-03-17 11:52:26] [INFO ] Dead Transitions using invariants and state equation in 206 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 215 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:26] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:52:26] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:52:26] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 4 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:26] [INFO ] Invariant cache hit.
[2023-03-17 11:52:26] [INFO ] Dead Transitions using invariants and state equation in 197 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 204 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:26] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:52:26] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:52:26] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:26] [INFO ] Invariant cache hit.
[2023-03-17 11:52:26] [INFO ] Dead Transitions using invariants and state equation in 181 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 187 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:26] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:52:26] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:52:26] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
[2023-03-17 11:52:26] [INFO ] Invariant cache hit.
[2023-03-17 11:52:27] [INFO ] Dead Transitions using invariants and state equation in 199 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 204 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:27] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:52:27] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:52:27] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Graph (trivial) has 281 edges and 504 vertex of which 188 / 504 are part of one of the 94 SCC in 1 ms
Free SCC test removed 94 places
Ensure Unique test removed 94 transitions
Reduce isomorphic transitions removed 94 transitions.
Reduce places removed 94 places and 0 transitions.
Ensure Unique test removed 93 transitions
Reduce isomorphic transitions removed 93 transitions.
Iterating post reduction 0 with 93 rules applied. Total rules applied 94 place count 316 transition count 216
Performed 93 Post agglomeration using F-continuation condition.Transition count delta: 93
Deduced a syphon composed of 93 places in 1 ms
Reduce places removed 186 places and 0 transitions.
Iterating global reduction 1 with 279 rules applied. Total rules applied 373 place count 130 transition count 123
Drop transitions removed 78 transitions
Trivial Post-agglo rules discarded 78 transitions
Performed 78 trivial Post agglomeration. Transition count delta: 78
Iterating post reduction 1 with 78 rules applied. Total rules applied 451 place count 130 transition count 45
Reduce places removed 78 places and 0 transitions.
Iterating post reduction 2 with 78 rules applied. Total rules applied 529 place count 52 transition count 45
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 9 Pre rules applied. Total rules applied 529 place count 52 transition count 36
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 547 place count 43 transition count 36
Applied a total of 547 rules in 18 ms. Remains 43 /504 variables (removed 461) and now considering 36/403 (removed 367) transitions.
// Phase 1: matrix 36 rows 43 cols
[2023-03-17 11:52:27] [INFO ] Computed 15 place invariants in 0 ms
[2023-03-17 11:52:27] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 52 ms. Remains : 43/504 places, 36/403 transitions.
[2023-03-17 11:52:27] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:52:27] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:52:27] [INFO ] Input system was already deterministic with 36 transitions.
Starting structural reductions in LTL mode, iteration 0 : 504/504 places, 403/403 transitions.
Applied a total of 0 rules in 5 ms. Remains 504 /504 variables (removed 0) and now considering 403/403 (removed 0) transitions.
// Phase 1: matrix 403 rows 504 cols
[2023-03-17 11:52:27] [INFO ] Computed 202 place invariants in 2 ms
[2023-03-17 11:52:27] [INFO ] Dead Transitions using invariants and state equation in 201 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 206 ms. Remains : 504/504 places, 403/403 transitions.
[2023-03-17 11:52:27] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:52:27] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:52:27] [INFO ] Input system was already deterministic with 403 transitions.
[2023-03-17 11:52:27] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:52:27] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:52:27] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-17 11:52:27] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 504 places, 403 transitions and 1208 arcs took 3 ms.
Total runtime 19157 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RefineWMG-PT-100100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA RefineWMG-PT-100100-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-100100-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679054044014

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 7 (type EXCL) for 6 RefineWMG-PT-100100-CTLFireability-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
RefineWMG-PT-100100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/211 11/32 RefineWMG-PT-100100-CTLFireability-02 777275 m, 155455 m/sec, 1947015 t fired, .

Time elapsed: 5 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
RefineWMG-PT-100100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/211 21/32 RefineWMG-PT-100100-CTLFireability-02 1573211 m, 159187 m/sec, 3940840 t fired, .

Time elapsed: 10 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
RefineWMG-PT-100100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/211 32/32 RefineWMG-PT-100100-CTLFireability-02 2364248 m, 158207 m/sec, 5922393 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for RefineWMG-PT-100100-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
RefineWMG-PT-100100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 RefineWMG-PT-100100-CTLFireability-13
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for RefineWMG-PT-100100-CTLFireability-13
lola: result : true
lola: markings : 10201
lola: fired transitions : 10301
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 RefineWMG-PT-100100-CTLFireability-12
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
RefineWMG-PT-100100-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/238 6/32 RefineWMG-PT-100100-CTLFireability-12 1048027 m, 209605 m/sec, 2070979 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 41 (type EXCL) for RefineWMG-PT-100100-CTLFireability-12
lola: result : false
lola: markings : 1235984
lola: fired transitions : 2442154
lola: time used : 6.000000
lola: memory pages used : 7
lola: LAUNCH task # 38 (type EXCL) for 33 RefineWMG-PT-100100-CTLFireability-11
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for RefineWMG-PT-100100-CTLFireability-11
lola: result : false
lola: markings : 101
lola: fired transitions : 201
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 RefineWMG-PT-100100-CTLFireability-11
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for RefineWMG-PT-100100-CTLFireability-11
lola: result : true
lola: markings : 705
lola: fired transitions : 2867
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 RefineWMG-PT-100100-CTLFireability-10
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for RefineWMG-PT-100100-CTLFireability-10
lola: result : true
lola: markings : 10200
lola: fired transitions : 30700
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 RefineWMG-PT-100100-CTLFireability-09
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for RefineWMG-PT-100100-CTLFireability-09
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 RefineWMG-PT-100100-CTLFireability-08
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for RefineWMG-PT-100100-CTLFireability-08
lola: result : false
lola: markings : 4707
lola: fired transitions : 13669
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 RefineWMG-PT-100100-CTLFireability-05
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for RefineWMG-PT-100100-CTLFireability-05
lola: result : false
lola: markings : 3804
lola: fired transitions : 7203
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 RefineWMG-PT-100100-CTLFireability-04
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/446 10/32 RefineWMG-PT-100100-CTLFireability-04 896182 m, 179236 m/sec, 1310785 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/446 23/32 RefineWMG-PT-100100-CTLFireability-04 2066494 m, 234062 m/sec, 2997241 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for RefineWMG-PT-100100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 RefineWMG-PT-100100-CTLFireability-03
lola: time limit : 508 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for RefineWMG-PT-100100-CTLFireability-03
lola: result : false
lola: markings : 10200
lola: fired transitions : 10300
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 RefineWMG-PT-100100-CTLFireability-01
lola: time limit : 593 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for RefineWMG-PT-100100-CTLFireability-01
lola: result : true
lola: markings : 499
lola: fired transitions : 1196
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 RefineWMG-PT-100100-CTLFireability-00
lola: time limit : 712 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for RefineWMG-PT-100100-CTLFireability-00
lola: result : true
lola: markings : 49490
lola: fired transitions : 70092
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 RefineWMG-PT-100100-CTLFireability-15
lola: time limit : 889 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for RefineWMG-PT-100100-CTLFireability-15
lola: result : true
lola: markings : 21816
lola: fired transitions : 191892
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 RefineWMG-PT-100100-CTLFireability-07
lola: time limit : 1186 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 4/1186 7/32 RefineWMG-PT-100100-CTLFireability-07 1598533 m, 319706 m/sec, 13023269 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 9/1186 13/32 RefineWMG-PT-100100-CTLFireability-07 3108772 m, 302047 m/sec, 26441062 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 14/1186 19/32 RefineWMG-PT-100100-CTLFireability-07 4508719 m, 279989 m/sec, 39422182 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 19/1186 25/32 RefineWMG-PT-100100-CTLFireability-07 5909976 m, 280251 m/sec, 52705121 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 24/1186 30/32 RefineWMG-PT-100100-CTLFireability-07 7251753 m, 268355 m/sec, 65478156 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for RefineWMG-PT-100100-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 RefineWMG-PT-100100-CTLFireability-06
lola: time limit : 1765 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for RefineWMG-PT-100100-CTLFireability-06
lola: result : false
lola: markings : 73528
lola: fired transitions : 183031
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 RefineWMG-PT-100100-CTLFireability-14
lola: time limit : 3530 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/3530 8/32 RefineWMG-PT-100100-CTLFireability-14 1880460 m, 376092 m/sec, 10351883 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/3530 16/32 RefineWMG-PT-100100-CTLFireability-14 3673589 m, 358625 m/sec, 20223067 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/3530 23/32 RefineWMG-PT-100100-CTLFireability-14 5405210 m, 346324 m/sec, 29755583 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/3530 30/32 RefineWMG-PT-100100-CTLFireability-14 7102779 m, 339513 m/sec, 39100705 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for RefineWMG-PT-100100-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100100-CTLFireability-00: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-01: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-02: CTL unknown AGGR
RefineWMG-PT-100100-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-04: CTL unknown AGGR
RefineWMG-PT-100100-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-07: CTL unknown AGGR
RefineWMG-PT-100100-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-09: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-11: DISJ true CTL model checker
RefineWMG-PT-100100-CTLFireability-12: CTL false CTL model checker
RefineWMG-PT-100100-CTLFireability-13: CTL true CTL model checker
RefineWMG-PT-100100-CTLFireability-14: CTL unknown AGGR
RefineWMG-PT-100100-CTLFireability-15: CTL true CTL model checker


Time elapsed: 95 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-100100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RefineWMG-PT-100100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199900642"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-100100.tgz
mv RefineWMG-PT-100100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;