Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199900626.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RefineWMG-PT-050050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199900626
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 600K
-rw-r--r-- 1 mcc users 7.1K Feb 26 16:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 16:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 26 15:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K Feb 26 15:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 16:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 16:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 162K Feb 26 16:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Feb 26 16:00 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Feb 26 16:00 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 110K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-00
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-01
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-02
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-03
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-04
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-05
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-06
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-07
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-08
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-09
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-10
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-11
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-12
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-13
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-14
FORMULA_NAME RefineWMG-PT-050050-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679053497923

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RefineWMG-PT-050050
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 11:44:59] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 11:44:59] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 11:44:59] [INFO ] Load time of PNML (sax parser for PT used): 49 ms
[2023-03-17 11:44:59] [INFO ] Transformed 254 places.
[2023-03-17 11:44:59] [INFO ] Transformed 203 transitions.
[2023-03-17 11:44:59] [INFO ] Parsed PT model containing 254 places and 203 transitions and 608 arcs in 107 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 95 out of 254 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 20 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
// Phase 1: matrix 203 rows 254 cols
[2023-03-17 11:44:59] [INFO ] Computed 102 place invariants in 18 ms
[2023-03-17 11:44:59] [INFO ] Dead Transitions using invariants and state equation in 472 ms found 0 transitions.
[2023-03-17 11:44:59] [INFO ] Invariant cache hit.
[2023-03-17 11:45:00] [INFO ] Implicit Places using invariants in 93 ms returned []
[2023-03-17 11:45:00] [INFO ] Invariant cache hit.
[2023-03-17 11:45:00] [INFO ] Implicit Places using invariants and state equation in 134 ms returned []
Implicit Place search using SMT with State Equation took 229 ms to find 0 implicit places.
[2023-03-17 11:45:00] [INFO ] Invariant cache hit.
[2023-03-17 11:45:00] [INFO ] Dead Transitions using invariants and state equation in 101 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 845 ms. Remains : 254/254 places, 203/203 transitions.
Support contains 95 out of 254 places after structural reductions.
[2023-03-17 11:45:00] [INFO ] Flatten gal took : 37 ms
[2023-03-17 11:45:00] [INFO ] Flatten gal took : 15 ms
[2023-03-17 11:45:00] [INFO ] Input system was already deterministic with 203 transitions.
Support contains 94 out of 254 places (down from 95) after GAL structural reductions.
Incomplete random walk after 10025 steps, including 2 resets, run finished after 116 ms. (steps per millisecond=86 ) properties (out of 66) seen :34
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 31) seen :0
Running SMT prover for 31 properties.
[2023-03-17 11:45:00] [INFO ] Invariant cache hit.
[2023-03-17 11:45:01] [INFO ] [Real]Absence check using 102 positive place invariants in 13 ms returned sat
[2023-03-17 11:45:01] [INFO ] After 424ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:31
[2023-03-17 11:45:01] [INFO ] [Nat]Absence check using 102 positive place invariants in 13 ms returned sat
[2023-03-17 11:45:02] [INFO ] After 480ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :31
[2023-03-17 11:45:02] [INFO ] After 995ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :31
Attempting to minimize the solution found.
Minimization took 300 ms.
[2023-03-17 11:45:02] [INFO ] After 1609ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :31
Finished Parikh walk after 5155 steps, including 0 resets, run visited all 1 properties in 25 ms. (steps per millisecond=206 )
Parikh walk visited 31 properties in 142 ms.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 12 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 203 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Graph (trivial) has 147 edges and 254 vertex of which 98 / 254 are part of one of the 49 SCC in 2 ms
Free SCC test removed 49 places
Ensure Unique test removed 49 transitions
Reduce isomorphic transitions removed 49 transitions.
Reduce places removed 49 places and 0 transitions.
Ensure Unique test removed 48 transitions
Reduce isomorphic transitions removed 48 transitions.
Iterating post reduction 0 with 48 rules applied. Total rules applied 49 place count 156 transition count 106
Performed 49 Post agglomeration using F-continuation condition.Transition count delta: 49
Deduced a syphon composed of 49 places in 0 ms
Reduce places removed 98 places and 0 transitions.
Iterating global reduction 1 with 147 rules applied. Total rules applied 196 place count 58 transition count 57
Drop transitions removed 46 transitions
Trivial Post-agglo rules discarded 46 transitions
Performed 46 trivial Post agglomeration. Transition count delta: 46
Iterating post reduction 1 with 46 rules applied. Total rules applied 242 place count 58 transition count 11
Reduce places removed 46 places and 0 transitions.
Iterating post reduction 2 with 46 rules applied. Total rules applied 288 place count 12 transition count 11
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 288 place count 12 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 290 place count 11 transition count 10
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 292 place count 10 transition count 9
Applied a total of 292 rules in 34 ms. Remains 10 /254 variables (removed 244) and now considering 9/203 (removed 194) transitions.
// Phase 1: matrix 9 rows 10 cols
[2023-03-17 11:45:03] [INFO ] Computed 4 place invariants in 0 ms
[2023-03-17 11:45:03] [INFO ] Dead Transitions using invariants and state equation in 27 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 62 ms. Remains : 10/254 places, 9/203 transitions.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 9 transitions.
Finished random walk after 4 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=4 )
FORMULA RefineWMG-PT-050050-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 5 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
// Phase 1: matrix 203 rows 254 cols
[2023-03-17 11:45:03] [INFO ] Computed 102 place invariants in 1 ms
[2023-03-17 11:45:03] [INFO ] Dead Transitions using invariants and state equation in 98 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 103 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 10 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 11 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 5 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
[2023-03-17 11:45:03] [INFO ] Invariant cache hit.
[2023-03-17 11:45:03] [INFO ] Dead Transitions using invariants and state equation in 97 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 104 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 3 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
[2023-03-17 11:45:03] [INFO ] Invariant cache hit.
[2023-03-17 11:45:03] [INFO ] Dead Transitions using invariants and state equation in 97 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 103 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Graph (trivial) has 125 edges and 254 vertex of which 80 / 254 are part of one of the 40 SCC in 0 ms
Free SCC test removed 40 places
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 39 transitions
Reduce isomorphic transitions removed 39 transitions.
Iterating post reduction 0 with 39 rules applied. Total rules applied 40 place count 174 transition count 124
Performed 45 Post agglomeration using F-continuation condition.Transition count delta: 45
Deduced a syphon composed of 45 places in 0 ms
Reduce places removed 90 places and 0 transitions.
Iterating global reduction 1 with 135 rules applied. Total rules applied 175 place count 84 transition count 79
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 1 with 28 rules applied. Total rules applied 203 place count 84 transition count 51
Reduce places removed 28 places and 0 transitions.
Iterating post reduction 2 with 28 rules applied. Total rules applied 231 place count 56 transition count 51
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 231 place count 56 transition count 43
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 247 place count 48 transition count 43
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 249 place count 47 transition count 42
Applied a total of 249 rules in 10 ms. Remains 47 /254 variables (removed 207) and now considering 42/203 (removed 161) transitions.
// Phase 1: matrix 42 rows 47 cols
[2023-03-17 11:45:03] [INFO ] Computed 17 place invariants in 1 ms
[2023-03-17 11:45:03] [INFO ] Dead Transitions using invariants and state equation in 32 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 45 ms. Remains : 47/254 places, 42/203 transitions.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 3 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 1 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
// Phase 1: matrix 203 rows 254 cols
[2023-03-17 11:45:03] [INFO ] Computed 102 place invariants in 1 ms
[2023-03-17 11:45:03] [INFO ] Dead Transitions using invariants and state equation in 99 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 103 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 9 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Graph (trivial) has 145 edges and 254 vertex of which 96 / 254 are part of one of the 48 SCC in 0 ms
Free SCC test removed 48 places
Ensure Unique test removed 48 transitions
Reduce isomorphic transitions removed 48 transitions.
Reduce places removed 48 places and 0 transitions.
Ensure Unique test removed 47 transitions
Reduce isomorphic transitions removed 47 transitions.
Iterating post reduction 0 with 47 rules applied. Total rules applied 48 place count 158 transition count 108
Performed 49 Post agglomeration using F-continuation condition.Transition count delta: 49
Deduced a syphon composed of 49 places in 0 ms
Reduce places removed 98 places and 0 transitions.
Iterating global reduction 1 with 147 rules applied. Total rules applied 195 place count 60 transition count 59
Drop transitions removed 43 transitions
Trivial Post-agglo rules discarded 43 transitions
Performed 43 trivial Post agglomeration. Transition count delta: 43
Iterating post reduction 1 with 43 rules applied. Total rules applied 238 place count 60 transition count 16
Reduce places removed 43 places and 0 transitions.
Iterating post reduction 2 with 43 rules applied. Total rules applied 281 place count 17 transition count 16
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 281 place count 17 transition count 13
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 287 place count 14 transition count 13
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 289 place count 13 transition count 12
Applied a total of 289 rules in 7 ms. Remains 13 /254 variables (removed 241) and now considering 12/203 (removed 191) transitions.
// Phase 1: matrix 12 rows 13 cols
[2023-03-17 11:45:03] [INFO ] Computed 5 place invariants in 1 ms
[2023-03-17 11:45:03] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 13/254 places, 12/203 transitions.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 12 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 2 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
// Phase 1: matrix 203 rows 254 cols
[2023-03-17 11:45:03] [INFO ] Computed 102 place invariants in 4 ms
[2023-03-17 11:45:03] [INFO ] Dead Transitions using invariants and state equation in 114 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 117 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:45:03] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:45:03] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 1 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
[2023-03-17 11:45:03] [INFO ] Invariant cache hit.
[2023-03-17 11:45:04] [INFO ] Dead Transitions using invariants and state equation in 92 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 96 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:45:04] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Graph (trivial) has 149 edges and 254 vertex of which 100 / 254 are part of one of the 50 SCC in 0 ms
Free SCC test removed 50 places
Ensure Unique test removed 50 transitions
Reduce isomorphic transitions removed 50 transitions.
Reduce places removed 50 places and 0 transitions.
Ensure Unique test removed 49 transitions
Reduce isomorphic transitions removed 49 transitions.
Iterating post reduction 0 with 49 rules applied. Total rules applied 50 place count 154 transition count 104
Performed 49 Post agglomeration using F-continuation condition.Transition count delta: 49
Deduced a syphon composed of 49 places in 0 ms
Reduce places removed 98 places and 0 transitions.
Iterating global reduction 1 with 147 rules applied. Total rules applied 197 place count 56 transition count 55
Drop transitions removed 47 transitions
Trivial Post-agglo rules discarded 47 transitions
Performed 47 trivial Post agglomeration. Transition count delta: 47
Iterating post reduction 1 with 47 rules applied. Total rules applied 244 place count 56 transition count 8
Reduce places removed 47 places and 0 transitions.
Iterating post reduction 2 with 47 rules applied. Total rules applied 291 place count 9 transition count 8
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 291 place count 9 transition count 7
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 293 place count 8 transition count 7
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 295 place count 7 transition count 6
Applied a total of 295 rules in 10 ms. Remains 7 /254 variables (removed 247) and now considering 6/203 (removed 197) transitions.
// Phase 1: matrix 6 rows 7 cols
[2023-03-17 11:45:04] [INFO ] Computed 3 place invariants in 0 ms
[2023-03-17 11:45:04] [INFO ] Dead Transitions using invariants and state equation in 24 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 7/254 places, 6/203 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 0 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 0 ms
[2023-03-17 11:45:04] [INFO ] Input system was already deterministic with 6 transitions.
Finished random walk after 7 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=7 )
FORMULA RefineWMG-PT-050050-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 3 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
// Phase 1: matrix 203 rows 254 cols
[2023-03-17 11:45:04] [INFO ] Computed 102 place invariants in 1 ms
[2023-03-17 11:45:04] [INFO ] Dead Transitions using invariants and state equation in 94 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 100 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 7 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 7 ms
[2023-03-17 11:45:04] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 2 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
[2023-03-17 11:45:04] [INFO ] Invariant cache hit.
[2023-03-17 11:45:04] [INFO ] Dead Transitions using invariants and state equation in 94 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 97 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 2 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
[2023-03-17 11:45:04] [INFO ] Invariant cache hit.
[2023-03-17 11:45:04] [INFO ] Dead Transitions using invariants and state equation in 98 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 101 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 2 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
[2023-03-17 11:45:04] [INFO ] Invariant cache hit.
[2023-03-17 11:45:04] [INFO ] Dead Transitions using invariants and state equation in 106 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 110 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in LTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Applied a total of 0 rules in 2 ms. Remains 254 /254 variables (removed 0) and now considering 203/203 (removed 0) transitions.
[2023-03-17 11:45:04] [INFO ] Invariant cache hit.
[2023-03-17 11:45:04] [INFO ] Dead Transitions using invariants and state equation in 108 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 112 ms. Remains : 254/254 places, 203/203 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Input system was already deterministic with 203 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 254/254 places, 203/203 transitions.
Graph (trivial) has 144 edges and 254 vertex of which 94 / 254 are part of one of the 47 SCC in 0 ms
Free SCC test removed 47 places
Ensure Unique test removed 47 transitions
Reduce isomorphic transitions removed 47 transitions.
Reduce places removed 47 places and 0 transitions.
Ensure Unique test removed 46 transitions
Reduce isomorphic transitions removed 46 transitions.
Iterating post reduction 0 with 46 rules applied. Total rules applied 47 place count 160 transition count 110
Performed 50 Post agglomeration using F-continuation condition.Transition count delta: 50
Deduced a syphon composed of 50 places in 0 ms
Reduce places removed 100 places and 0 transitions.
Iterating global reduction 1 with 150 rules applied. Total rules applied 197 place count 60 transition count 60
Drop transitions removed 43 transitions
Trivial Post-agglo rules discarded 43 transitions
Performed 43 trivial Post agglomeration. Transition count delta: 43
Iterating post reduction 1 with 43 rules applied. Total rules applied 240 place count 60 transition count 17
Reduce places removed 43 places and 0 transitions.
Iterating post reduction 2 with 43 rules applied. Total rules applied 283 place count 17 transition count 17
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 283 place count 17 transition count 14
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 289 place count 14 transition count 14
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 291 place count 13 transition count 13
Applied a total of 291 rules in 7 ms. Remains 13 /254 variables (removed 241) and now considering 13/203 (removed 190) transitions.
// Phase 1: matrix 13 rows 13 cols
[2023-03-17 11:45:04] [INFO ] Computed 5 place invariants in 0 ms
[2023-03-17 11:45:04] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 13/254 places, 13/203 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:45:04] [INFO ] Input system was already deterministic with 13 transitions.
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 8 ms
[2023-03-17 11:45:04] [INFO ] Flatten gal took : 6 ms
[2023-03-17 11:45:04] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-17 11:45:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 254 places, 203 transitions and 608 arcs took 2 ms.
Total runtime 5543 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RefineWMG-PT-050050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA RefineWMG-PT-050050-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-050050-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-050050-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-050050-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-050050-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-050050-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-050050-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-050050-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679053711351

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 54 (type EXCL) for 3 RefineWMG-PT-050050-CTLFireability-02
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 54 (type EXCL) for RefineWMG-PT-050050-CTLFireability-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 10 (type EXCL) for 3 RefineWMG-PT-050050-CTLFireability-02
lola: time limit : 138 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type FNDP) for 23 RefineWMG-PT-050050-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 23 RefineWMG-PT-050050-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 23 RefineWMG-PT-050050-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 59 (type SRCH) for RefineWMG-PT-050050-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: FINISHED task # 56 (type FNDP) for RefineWMG-PT-050050-CTLFireability-06
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 57 (type EQUN) for RefineWMG-PT-050050-CTLFireability-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 10 (type EXCL) for RefineWMG-PT-050050-CTLFireability-02
lola: result : true
lola: markings : 8704
lola: fired transitions : 16374
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 RefineWMG-PT-050050-CTLFireability-12
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/374/CTLFireability-57.sara.
lola: Created skeleton in 0.000000 secs.

lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type FNDP) for 36 RefineWMG-PT-050050-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 36 RefineWMG-PT-050050-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 36 RefineWMG-PT-050050-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 57 (type EQUN) for RefineWMG-PT-050050-CTLFireability-06
lola: result : true
lola: FINISHED task # 60 (type FNDP) for RefineWMG-PT-050050-CTLFireability-10
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 61 (type EQUN) for RefineWMG-PT-050050-CTLFireability-10 (obsolete)
lola: CANCELED task # 63 (type SRCH) for RefineWMG-PT-050050-CTLFireability-10 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/374/CTLFireability-61.sara.

lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 61 (type EQUN) for RefineWMG-PT-050050-CTLFireability-10
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 4/276 4/32 RefineWMG-PT-050050-CTLFireability-12 597600 m, 119520 m/sec, 2903364 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 9/276 8/32 RefineWMG-PT-050050-CTLFireability-12 1193937 m, 119267 m/sec, 5802235 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 14/276 12/32 RefineWMG-PT-050050-CTLFireability-12 1801792 m, 121571 m/sec, 8744346 t fired, .

Time elapsed: 15 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 19/276 15/32 RefineWMG-PT-050050-CTLFireability-12 2422997 m, 124241 m/sec, 11749635 t fired, .

Time elapsed: 20 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 24/276 19/32 RefineWMG-PT-050050-CTLFireability-12 3045608 m, 124522 m/sec, 14752952 t fired, .

Time elapsed: 25 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 29/276 23/32 RefineWMG-PT-050050-CTLFireability-12 3682352 m, 127348 m/sec, 17814149 t fired, .

Time elapsed: 30 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 34/276 26/32 RefineWMG-PT-050050-CTLFireability-12 4311939 m, 125917 m/sec, 20859079 t fired, .

Time elapsed: 35 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 39/276 30/32 RefineWMG-PT-050050-CTLFireability-12 4950334 m, 127679 m/sec, 23904190 t fired, .

Time elapsed: 40 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 43 (type EXCL) for RefineWMG-PT-050050-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 49 (type EXCL) for 48 RefineWMG-PT-050050-CTLFireability-14
lola: time limit : 296 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/296 6/32 RefineWMG-PT-050050-CTLFireability-14 900529 m, 180105 m/sec, 3990359 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/296 11/32 RefineWMG-PT-050050-CTLFireability-14 1694518 m, 158797 m/sec, 7959517 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/296 16/32 RefineWMG-PT-050050-CTLFireability-14 2477031 m, 156502 m/sec, 11879113 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/296 20/32 RefineWMG-PT-050050-CTLFireability-14 3249471 m, 154488 m/sec, 15529650 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/296 25/32 RefineWMG-PT-050050-CTLFireability-14 4000115 m, 150128 m/sec, 19236016 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 31/296 30/32 RefineWMG-PT-050050-CTLFireability-14 4817113 m, 163399 m/sec, 23138257 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 49 (type EXCL) for RefineWMG-PT-050050-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 46 (type EXCL) for 45 RefineWMG-PT-050050-CTLFireability-13
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for RefineWMG-PT-050050-CTLFireability-13
lola: result : false
lola: markings : 203
lola: fired transitions : 254
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 RefineWMG-PT-050050-CTLFireability-11
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for RefineWMG-PT-050050-CTLFireability-11
lola: result : false
lola: markings : 1010
lola: fired transitions : 1811
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 RefineWMG-PT-050050-CTLFireability-08
lola: time limit : 391 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/391 10/32 RefineWMG-PT-050050-CTLFireability-08 1780310 m, 356062 m/sec, 3455973 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/391 19/32 RefineWMG-PT-050050-CTLFireability-08 3513846 m, 346707 m/sec, 6823591 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/391 28/32 RefineWMG-PT-050050-CTLFireability-08 5266355 m, 350501 m/sec, 10227897 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 34 (type EXCL) for RefineWMG-PT-050050-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 31 (type EXCL) for 30 RefineWMG-PT-050050-CTLFireability-07
lola: time limit : 437 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/437 6/32 RefineWMG-PT-050050-CTLFireability-07 1326506 m, 265301 m/sec, 3179099 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/437 11/32 RefineWMG-PT-050050-CTLFireability-07 2647474 m, 264193 m/sec, 6327722 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/437 17/32 RefineWMG-PT-050050-CTLFireability-07 3986384 m, 267782 m/sec, 9554760 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/437 22/32 RefineWMG-PT-050050-CTLFireability-07 5320664 m, 266856 m/sec, 12736780 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/437 27/32 RefineWMG-PT-050050-CTLFireability-07 6655262 m, 266919 m/sec, 15953003 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 31 (type EXCL) for RefineWMG-PT-050050-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-02: CONJ 0 1 0 0 5 0 0 0
RefineWMG-PT-050050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 21 (type EXCL) for 20 RefineWMG-PT-050050-CTLFireability-05
lola: time limit : 495 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for RefineWMG-PT-050050-CTLFireability-05
lola: result : false
lola: markings : 3426
lola: fired transitions : 9895
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 RefineWMG-PT-050050-CTLFireability-03
lola: time limit : 578 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for RefineWMG-PT-050050-CTLFireability-03
lola: result : true
lola: markings : 2247
lola: fired transitions : 6541
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 6 (type EXCL) for 3 RefineWMG-PT-050050-CTLFireability-02
lola: time limit : 693 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for RefineWMG-PT-050050-CTLFireability-02
lola: result : false
lola: markings : 33169
lola: fired transitions : 97962
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 RefineWMG-PT-050050-CTLFireability-01
lola: time limit : 867 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/867 3/32 RefineWMG-PT-050050-CTLFireability-01 675468 m, 135093 m/sec, 2738203 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/867 6/32 RefineWMG-PT-050050-CTLFireability-01 1361725 m, 137251 m/sec, 5527973 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/867 9/32 RefineWMG-PT-050050-CTLFireability-01 2027087 m, 133072 m/sec, 8232998 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/867 11/32 RefineWMG-PT-050050-CTLFireability-01 2703201 m, 135222 m/sec, 10981567 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/867 14/32 RefineWMG-PT-050050-CTLFireability-01 3383349 m, 136029 m/sec, 13746771 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/867 17/32 RefineWMG-PT-050050-CTLFireability-01 4067623 m, 136854 m/sec, 16528642 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/867 19/32 RefineWMG-PT-050050-CTLFireability-01 4728636 m, 132202 m/sec, 19215927 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/867 22/32 RefineWMG-PT-050050-CTLFireability-01 5374025 m, 129077 m/sec, 21839560 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/867 25/32 RefineWMG-PT-050050-CTLFireability-01 6034052 m, 132005 m/sec, 24522963 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/867 27/32 RefineWMG-PT-050050-CTLFireability-01 6684337 m, 130057 m/sec, 27166512 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/867 30/32 RefineWMG-PT-050050-CTLFireability-01 7344845 m, 132101 m/sec, 29851814 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for RefineWMG-PT-050050-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-06: CONJ 0 1 0 0 5 0 0 1
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 55 (type EXCL) for 23 RefineWMG-PT-050050-CTLFireability-06
lola: time limit : 1136 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for RefineWMG-PT-050050-CTLFireability-06
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 RefineWMG-PT-050050-CTLFireability-15
lola: time limit : 1704 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for RefineWMG-PT-050050-CTLFireability-15
lola: result : false
lola: markings : 145656
lola: fired transitions : 365569
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 RefineWMG-PT-050050-CTLFireability-04
lola: time limit : 3409 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-06: CONJ true CONJ
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/3409 13/32 RefineWMG-PT-050050-CTLFireability-04 3151682 m, 630336 m/sec, 8176304 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-06: CONJ true CONJ
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/3409 26/32 RefineWMG-PT-050050-CTLFireability-04 6436759 m, 657015 m/sec, 16421917 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 18 (type EXCL) for RefineWMG-PT-050050-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-06: CONJ true CONJ
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-050050-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-050050-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-050050-CTLFireability-01: CTL unknown AGGR
RefineWMG-PT-050050-CTLFireability-02: CONJ false CTL model checker
RefineWMG-PT-050050-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-050050-CTLFireability-04: CTL unknown AGGR
RefineWMG-PT-050050-CTLFireability-05: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-06: CONJ true CONJ
RefineWMG-PT-050050-CTLFireability-07: CTL unknown AGGR
RefineWMG-PT-050050-CTLFireability-08: CTL unknown AGGR
RefineWMG-PT-050050-CTLFireability-10: EF true findpath
RefineWMG-PT-050050-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-12: CTL unknown AGGR
RefineWMG-PT-050050-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-050050-CTLFireability-14: CTL unknown AGGR
RefineWMG-PT-050050-CTLFireability-15: CTL false CTL model checker


Time elapsed: 206 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-050050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RefineWMG-PT-050050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199900626"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-050050.tgz
mv RefineWMG-PT-050050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;