Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199700490.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Referendum-PT-0050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199700490
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.6M
-rw-r--r-- 1 mcc users 68K Feb 26 17:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 370K Feb 26 17:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 26K Feb 26 17:30 CTLFireability.txt
-rw-r--r-- 1 mcc users 210K Feb 26 17:30 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 32K Feb 25 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 121K Feb 25 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 25 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 105K Feb 26 17:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 563K Feb 26 17:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 104K Feb 26 17:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 823K Feb 26 17:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 16:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 12K Feb 25 16:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 57K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Referendum-PT-0050-CTLFireability-00
FORMULA_NAME Referendum-PT-0050-CTLFireability-01
FORMULA_NAME Referendum-PT-0050-CTLFireability-02
FORMULA_NAME Referendum-PT-0050-CTLFireability-03
FORMULA_NAME Referendum-PT-0050-CTLFireability-04
FORMULA_NAME Referendum-PT-0050-CTLFireability-05
FORMULA_NAME Referendum-PT-0050-CTLFireability-06
FORMULA_NAME Referendum-PT-0050-CTLFireability-07
FORMULA_NAME Referendum-PT-0050-CTLFireability-08
FORMULA_NAME Referendum-PT-0050-CTLFireability-09
FORMULA_NAME Referendum-PT-0050-CTLFireability-10
FORMULA_NAME Referendum-PT-0050-CTLFireability-11
FORMULA_NAME Referendum-PT-0050-CTLFireability-12
FORMULA_NAME Referendum-PT-0050-CTLFireability-13
FORMULA_NAME Referendum-PT-0050-CTLFireability-14
FORMULA_NAME Referendum-PT-0050-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679049762989

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Referendum-PT-0050
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 10:42:44] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 10:42:44] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 10:42:44] [INFO ] Load time of PNML (sax parser for PT used): 35 ms
[2023-03-17 10:42:44] [INFO ] Transformed 151 places.
[2023-03-17 10:42:44] [INFO ] Transformed 101 transitions.
[2023-03-17 10:42:44] [INFO ] Found NUPN structural information;
[2023-03-17 10:42:44] [INFO ] Parsed PT model containing 151 places and 101 transitions and 251 arcs in 93 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 19 ms.
Support contains 51 out of 151 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 151/151 places, 101/101 transitions.
Reduce places removed 100 places and 0 transitions.
Ensure Unique test removed 50 transitions
Reduce isomorphic transitions removed 50 transitions.
Iterating post reduction 0 with 150 rules applied. Total rules applied 150 place count 51 transition count 51
Applied a total of 150 rules in 11 ms. Remains 51 /151 variables (removed 100) and now considering 51/101 (removed 50) transitions.
// Phase 1: matrix 51 rows 51 cols
[2023-03-17 10:42:44] [INFO ] Computed 0 place invariants in 8 ms
[2023-03-17 10:42:44] [INFO ] Implicit Places using invariants in 133 ms returned []
[2023-03-17 10:42:44] [INFO ] Invariant cache hit.
[2023-03-17 10:42:45] [INFO ] Implicit Places using invariants and state equation in 293 ms returned []
Implicit Place search using SMT with State Equation took 452 ms to find 0 implicit places.
[2023-03-17 10:42:45] [INFO ] Invariant cache hit.
[2023-03-17 10:42:45] [INFO ] Dead Transitions using invariants and state equation in 46 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 51/151 places, 51/101 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 512 ms. Remains : 51/151 places, 51/101 transitions.
Support contains 51 out of 51 places after structural reductions.
[2023-03-17 10:42:45] [INFO ] Flatten gal took : 29 ms
[2023-03-17 10:42:45] [INFO ] Flatten gal took : 19 ms
[2023-03-17 10:42:45] [INFO ] Input system was already deterministic with 51 transitions.
Incomplete random walk after 10000 steps, including 192 resets, run finished after 268 ms. (steps per millisecond=37 ) properties (out of 52) seen :49
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 7 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-17 10:42:45] [INFO ] Invariant cache hit.
[2023-03-17 10:42:46] [INFO ] After 60ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:2
[2023-03-17 10:42:46] [INFO ] After 101ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :0
Fused 3 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-03-17 10:42:46] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 10 ms
FORMULA Referendum-PT-0050-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 9 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 51 transitions.
FORMULA Referendum-PT-0050-CTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 51 stabilizing places and 51 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 51 transition count 51
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA Referendum-PT-0050-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Referendum-PT-0050-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Applied a total of 0 rules in 1 ms. Remains 51 /51 variables (removed 0) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 51/51 places, 51/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 3 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 3 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Applied a total of 0 rules in 2 ms. Remains 51 /51 variables (removed 0) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 51/51 places, 51/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 2 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 2 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Applied a total of 0 rules in 3 ms. Remains 51 /51 variables (removed 0) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 51/51 places, 51/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 3 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 3 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Applied a total of 0 rules in 1 ms. Remains 51 /51 variables (removed 0) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 51/51 places, 51/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 3 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 3 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Applied a total of 0 rules in 1 ms. Remains 51 /51 variables (removed 0) and now considering 51/51 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 51/51 places, 51/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 3 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 3 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 51 transitions.
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 16 transition count 16
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 16 transition count 16
Applied a total of 70 rules in 4 ms. Remains 16 /51 variables (removed 35) and now considering 16/51 (removed 35) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 16/51 places, 16/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 1 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 1 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 47 place count 4 transition count 4
Iterating global reduction 0 with 47 rules applied. Total rules applied 94 place count 4 transition count 4
Applied a total of 94 rules in 1 ms. Remains 4 /51 variables (removed 47) and now considering 4/51 (removed 47) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 4/51 places, 4/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 1 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 0 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 4 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Graph (complete) has 50 edges and 51 vertex of which 19 are kept as prefixes of interest. Removing 32 places using SCC suffix rule.0 ms
Discarding 32 places :
Also discarding 32 output transitions
Drop transitions removed 32 transitions
Applied a total of 1 rules in 2 ms. Remains 19 /51 variables (removed 32) and now considering 19/51 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 19/51 places, 19/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 1 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 1 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 19 transitions.
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 6 transition count 6
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 6 transition count 6
Applied a total of 90 rules in 2 ms. Remains 6 /51 variables (removed 45) and now considering 6/51 (removed 45) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 6/51 places, 6/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 0 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 0 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 40 place count 11 transition count 11
Iterating global reduction 0 with 40 rules applied. Total rules applied 80 place count 11 transition count 11
Applied a total of 80 rules in 1 ms. Remains 11 /51 variables (removed 40) and now considering 11/51 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/51 places, 11/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 0 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 0 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Graph (complete) has 50 edges and 51 vertex of which 2 are kept as prefixes of interest. Removing 49 places using SCC suffix rule.0 ms
Discarding 49 places :
Also discarding 49 output transitions
Drop transitions removed 49 transitions
Applied a total of 1 rules in 1 ms. Remains 2 /51 variables (removed 49) and now considering 2/51 (removed 49) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 2/51 places, 2/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 0 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 0 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 2 transitions.
Starting structural reductions in LTL mode, iteration 0 : 51/51 places, 51/51 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 9 transition count 9
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 9 transition count 9
Applied a total of 84 rules in 1 ms. Remains 9 /51 variables (removed 42) and now considering 9/51 (removed 42) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 9/51 places, 9/51 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 1 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 0 ms
[2023-03-17 10:42:46] [INFO ] Input system was already deterministic with 9 transitions.
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 7 ms
[2023-03-17 10:42:46] [INFO ] Flatten gal took : 6 ms
[2023-03-17 10:42:46] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 11 ms.
[2023-03-17 10:42:46] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 51 places, 51 transitions and 101 arcs took 1 ms.
Total runtime 2307 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Referendum-PT-0050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA Referendum-PT-0050-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0050-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0050-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0050-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0050-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0050-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0050-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679050113694

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 4 (type EXCL) for 3 Referendum-PT-0050-CTLFireability-01
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 4 (type EXCL) for Referendum-PT-0050-CTLFireability-01
lola: result : true
lola: markings : 52
lola: fired transitions : 151
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Referendum-PT-0050-CTLFireability-09
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 19 (type EXCL) for Referendum-PT-0050-CTLFireability-09
lola: result : false
lola: markings : 955
lola: fired transitions : 1910
lola: time used : 0.000000
lola: memory pages used : 1
lola: RELEASE
lola: LAUNCH task # 28 (type EXCL) for 27 Referendum-PT-0050-CTLFireability-13
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/359 9/32 Referendum-PT-0050-CTLFireability-13 2004058 m, 400811 m/sec, 7551868 t fired, .

Time elapsed: 6 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/359 16/32 Referendum-PT-0050-CTLFireability-13 3789927 m, 357173 m/sec, 14938385 t fired, .

Time elapsed: 11 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/359 23/32 Referendum-PT-0050-CTLFireability-13 5557002 m, 353415 m/sec, 22204223 t fired, .

Time elapsed: 16 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/359 29/32 Referendum-PT-0050-CTLFireability-13 7169927 m, 322585 m/sec, 29337111 t fired, .

Time elapsed: 21 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 28 (type EXCL) for Referendum-PT-0050-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 34 (type EXCL) for 33 Referendum-PT-0050-CTLFireability-15
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for Referendum-PT-0050-CTLFireability-15
lola: result : false
lola: markings : 853
lola: fired transitions : 3751
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Referendum-PT-0050-CTLFireability-12
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/446 7/32 Referendum-PT-0050-CTLFireability-12 1552710 m, 310542 m/sec, 8045703 t fired, .

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/446 12/32 Referendum-PT-0050-CTLFireability-12 2937525 m, 276963 m/sec, 15890058 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/446 17/32 Referendum-PT-0050-CTLFireability-12 4238039 m, 260102 m/sec, 23618949 t fired, .

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/446 23/32 Referendum-PT-0050-CTLFireability-12 5532281 m, 258848 m/sec, 31264326 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/446 28/32 Referendum-PT-0050-CTLFireability-12 6788776 m, 251299 m/sec, 38794181 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/446 32/32 Referendum-PT-0050-CTLFireability-12 7988848 m, 240014 m/sec, 46232992 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 25 (type EXCL) for Referendum-PT-0050-CTLFireability-12 (memory limit exceeded)
lola: LAUNCH task # 16 (type EXCL) for 15 Referendum-PT-0050-CTLFireability-08
lola: time limit : 506 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Referendum-PT-0050-CTLFireability-08
lola: result : true
lola: markings : 90
lola: fired transitions : 109
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Referendum-PT-0050-CTLFireability-07
lola: time limit : 590 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/590 4/32 Referendum-PT-0050-CTLFireability-07 803374 m, 160674 m/sec, 7753570 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/590 7/32 Referendum-PT-0050-CTLFireability-07 1490125 m, 137350 m/sec, 14996450 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/590 10/32 Referendum-PT-0050-CTLFireability-07 2093536 m, 120682 m/sec, 21964651 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/590 13/32 Referendum-PT-0050-CTLFireability-07 2722106 m, 125714 m/sec, 28546540 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/590 16/32 Referendum-PT-0050-CTLFireability-07 3301699 m, 115918 m/sec, 35183167 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/590 18/32 Referendum-PT-0050-CTLFireability-07 3863971 m, 112454 m/sec, 41838610 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/590 21/32 Referendum-PT-0050-CTLFireability-07 4421559 m, 111517 m/sec, 48354922 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/590 23/32 Referendum-PT-0050-CTLFireability-07 4983752 m, 112438 m/sec, 54551631 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/590 26/32 Referendum-PT-0050-CTLFireability-07 5528486 m, 108946 m/sec, 60791329 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/590 28/32 Referendum-PT-0050-CTLFireability-07 6049232 m, 104149 m/sec, 67064593 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/590 31/32 Referendum-PT-0050-CTLFireability-07 6569894 m, 104132 m/sec, 73300386 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 13 (type EXCL) for Referendum-PT-0050-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 10 (type EXCL) for 9 Referendum-PT-0050-CTLFireability-03
lola: time limit : 696 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/696 4/32 Referendum-PT-0050-CTLFireability-03 729698 m, 145939 m/sec, 7693682 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/696 7/32 Referendum-PT-0050-CTLFireability-03 1340693 m, 122199 m/sec, 14726792 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/696 9/32 Referendum-PT-0050-CTLFireability-03 1910349 m, 113931 m/sec, 21607694 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/696 12/32 Referendum-PT-0050-CTLFireability-03 2471448 m, 112219 m/sec, 28260528 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/696 14/32 Referendum-PT-0050-CTLFireability-03 3005558 m, 106822 m/sec, 34797724 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/696 17/32 Referendum-PT-0050-CTLFireability-03 3540861 m, 107060 m/sec, 41503790 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/696 19/32 Referendum-PT-0050-CTLFireability-03 4043651 m, 100558 m/sec, 48135877 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/696 21/32 Referendum-PT-0050-CTLFireability-03 4567715 m, 104812 m/sec, 54463762 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/696 24/32 Referendum-PT-0050-CTLFireability-03 5076238 m, 101704 m/sec, 60661796 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/696 26/32 Referendum-PT-0050-CTLFireability-03 5570149 m, 98782 m/sec, 66839810 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/696 28/32 Referendum-PT-0050-CTLFireability-03 6043305 m, 94631 m/sec, 73039843 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/696 30/32 Referendum-PT-0050-CTLFireability-03 6520754 m, 95489 m/sec, 79247632 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 10 (type EXCL) for Referendum-PT-0050-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 1 (type EXCL) for 0 Referendum-PT-0050-CTLFireability-00
lola: time limit : 854 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/854 2/32 Referendum-PT-0050-CTLFireability-00 310905 m, 62181 m/sec, 8307670 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/854 3/32 Referendum-PT-0050-CTLFireability-00 575777 m, 52974 m/sec, 16250027 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/854 4/32 Referendum-PT-0050-CTLFireability-00 831320 m, 51108 m/sec, 24055384 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/854 5/32 Referendum-PT-0050-CTLFireability-00 1061456 m, 46027 m/sec, 31725313 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/854 7/32 Referendum-PT-0050-CTLFireability-00 1311481 m, 50005 m/sec, 39308288 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/854 8/32 Referendum-PT-0050-CTLFireability-00 1547225 m, 47148 m/sec, 46946336 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/854 9/32 Referendum-PT-0050-CTLFireability-00 1776874 m, 45929 m/sec, 54456451 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/854 10/32 Referendum-PT-0050-CTLFireability-00 1989261 m, 42477 m/sec, 61875776 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/854 11/32 Referendum-PT-0050-CTLFireability-00 2212898 m, 44727 m/sec, 69254639 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/854 12/32 Referendum-PT-0050-CTLFireability-00 2446958 m, 46812 m/sec, 76521543 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/854 13/32 Referendum-PT-0050-CTLFireability-00 2663159 m, 43240 m/sec, 83731384 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/854 14/32 Referendum-PT-0050-CTLFireability-00 2879095 m, 43187 m/sec, 90993430 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/854 15/32 Referendum-PT-0050-CTLFireability-00 3085895 m, 41360 m/sec, 98259745 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/854 16/32 Referendum-PT-0050-CTLFireability-00 3303406 m, 43502 m/sec, 105570018 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/854 17/32 Referendum-PT-0050-CTLFireability-00 3512366 m, 41792 m/sec, 112776279 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/854 17/32 Referendum-PT-0050-CTLFireability-00 3710691 m, 39665 m/sec, 119992805 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/854 18/32 Referendum-PT-0050-CTLFireability-00 3911406 m, 40143 m/sec, 127272776 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/854 19/32 Referendum-PT-0050-CTLFireability-00 4102471 m, 38213 m/sec, 134527857 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/854 20/32 Referendum-PT-0050-CTLFireability-00 4313126 m, 42131 m/sec, 141695148 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/854 21/32 Referendum-PT-0050-CTLFireability-00 4540751 m, 45525 m/sec, 148769125 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/854 22/32 Referendum-PT-0050-CTLFireability-00 4748802 m, 41610 m/sec, 155738790 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/854 23/32 Referendum-PT-0050-CTLFireability-00 4961915 m, 42622 m/sec, 162799600 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/854 24/32 Referendum-PT-0050-CTLFireability-00 5161428 m, 39902 m/sec, 169794813 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/854 25/32 Referendum-PT-0050-CTLFireability-00 5366815 m, 41077 m/sec, 176836621 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/854 26/32 Referendum-PT-0050-CTLFireability-00 5575054 m, 41647 m/sec, 183928031 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/854 27/32 Referendum-PT-0050-CTLFireability-00 5764478 m, 37884 m/sec, 190933192 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/854 28/32 Referendum-PT-0050-CTLFireability-00 5966144 m, 40333 m/sec, 198023214 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/854 29/32 Referendum-PT-0050-CTLFireability-00 6151861 m, 37143 m/sec, 205037674 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/854 30/32 Referendum-PT-0050-CTLFireability-00 6336640 m, 36955 m/sec, 212022711 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/854 30/32 Referendum-PT-0050-CTLFireability-00 6545417 m, 41755 m/sec, 219039239 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/854 31/32 Referendum-PT-0050-CTLFireability-00 6742447 m, 39406 m/sec, 225937292 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 160/854 32/32 Referendum-PT-0050-CTLFireability-00 6936114 m, 38733 m/sec, 232900574 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 1 (type EXCL) for Referendum-PT-0050-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0050-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 31 (type EXCL) for 30 Referendum-PT-0050-CTLFireability-14
lola: time limit : 1084 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Referendum-PT-0050-CTLFireability-14
lola: result : false
lola: markings : 3
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Referendum-PT-0050-CTLFireability-02
lola: time limit : 1627 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Referendum-PT-0050-CTLFireability-02
lola: result : true
lola: markings : 52
lola: fired transitions : 208
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Referendum-PT-0050-CTLFireability-10
lola: time limit : 3254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for Referendum-PT-0050-CTLFireability-10
lola: result : true
lola: markings : 35
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 12

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0050-CTLFireability-00: CTL unknown AGGR
Referendum-PT-0050-CTLFireability-01: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-02: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-03: CTL unknown AGGR
Referendum-PT-0050-CTLFireability-07: CTL unknown AGGR
Referendum-PT-0050-CTLFireability-08: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-09: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-10: CTL true CTL model checker
Referendum-PT-0050-CTLFireability-12: CTL unknown AGGR
Referendum-PT-0050-CTLFireability-13: CTL unknown AGGR
Referendum-PT-0050-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0050-CTLFireability-15: CTL false CTL model checker


Time elapsed: 346 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Referendum-PT-0050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Referendum-PT-0050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199700490"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Referendum-PT-0050.tgz
mv Referendum-PT-0050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;