About the Execution of LoLa+red for Railroad-PT-100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12532.676 | 3600000.00 | 839843.00 | 12756.30 | TTFT?F?TFFTTT?TT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199600394.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Railroad-PT-100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199600394
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.6M
-rw-r--r-- 1 mcc users 5.8K Feb 25 22:34 CTLCardinality.txt
-rw-r--r-- 1 mcc users 51K Feb 25 22:34 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 22:33 CTLFireability.txt
-rw-r--r-- 1 mcc users 34K Feb 25 22:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 22:38 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 22:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 22:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 25 22:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 5.2M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Railroad-PT-100-CTLFireability-00
FORMULA_NAME Railroad-PT-100-CTLFireability-01
FORMULA_NAME Railroad-PT-100-CTLFireability-02
FORMULA_NAME Railroad-PT-100-CTLFireability-03
FORMULA_NAME Railroad-PT-100-CTLFireability-04
FORMULA_NAME Railroad-PT-100-CTLFireability-05
FORMULA_NAME Railroad-PT-100-CTLFireability-06
FORMULA_NAME Railroad-PT-100-CTLFireability-07
FORMULA_NAME Railroad-PT-100-CTLFireability-08
FORMULA_NAME Railroad-PT-100-CTLFireability-09
FORMULA_NAME Railroad-PT-100-CTLFireability-10
FORMULA_NAME Railroad-PT-100-CTLFireability-11
FORMULA_NAME Railroad-PT-100-CTLFireability-12
FORMULA_NAME Railroad-PT-100-CTLFireability-13
FORMULA_NAME Railroad-PT-100-CTLFireability-14
FORMULA_NAME Railroad-PT-100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679047826933
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Railroad-PT-100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 10:10:28] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 10:10:28] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 10:10:28] [INFO ] Load time of PNML (sax parser for PT used): 332 ms
[2023-03-17 10:10:28] [INFO ] Transformed 1018 places.
[2023-03-17 10:10:28] [INFO ] Transformed 10506 transitions.
[2023-03-17 10:10:28] [INFO ] Found NUPN structural information;
[2023-03-17 10:10:28] [INFO ] Parsed PT model containing 1018 places and 10506 transitions and 62728 arcs in 508 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Deduced a syphon composed of 301 places in 106 ms
Reduce places removed 301 places and 100 transitions.
FORMULA Railroad-PT-100-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 88 out of 717 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 717/717 places, 10406/10406 transitions.
Ensure Unique test removed 102 places
Iterating post reduction 0 with 102 rules applied. Total rules applied 102 place count 615 transition count 10406
Applied a total of 102 rules in 158 ms. Remains 615 /717 variables (removed 102) and now considering 10406/10406 (removed 0) transitions.
// Phase 1: matrix 10406 rows 615 cols
[2023-03-17 10:10:29] [INFO ] Invariants computation overflowed in 58 ms
[2023-03-17 10:10:30] [INFO ] Implicit Places using invariants in 845 ms returned []
Implicit Place search using SMT only with invariants took 871 ms to find 0 implicit places.
// Phase 1: matrix 10406 rows 615 cols
[2023-03-17 10:10:30] [INFO ] Invariants computation overflowed in 37 ms
[2023-03-17 10:10:33] [INFO ] Dead Transitions using invariants and state equation in 3037 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 615/717 places, 10406/10406 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4070 ms. Remains : 615/717 places, 10406/10406 transitions.
Support contains 88 out of 615 places after structural reductions.
[2023-03-17 10:10:34] [INFO ] Flatten gal took : 609 ms
[2023-03-17 10:10:34] [INFO ] Flatten gal took : 445 ms
[2023-03-17 10:10:35] [INFO ] Input system was already deterministic with 10406 transitions.
Support contains 87 out of 615 places (down from 88) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 795 ms. (steps per millisecond=12 ) properties (out of 45) seen :7
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Running SMT prover for 38 properties.
// Phase 1: matrix 10406 rows 615 cols
[2023-03-17 10:10:37] [INFO ] Invariants computation overflowed in 29 ms
[2023-03-17 10:10:46] [INFO ] After 9474ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:37
[2023-03-17 10:11:03] [INFO ] After 15510ms SMT Verify possible using state equation in natural domain returned unsat :4 sat :34
[2023-03-17 10:11:04] [INFO ] Deduced a trap composed of 101 places in 168 ms of which 23 ms to minimize.
[2023-03-17 10:11:04] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 596 ms
[2023-03-17 10:11:11] [INFO ] After 24323ms SMT Verify possible using trap constraints in natural domain returned unsat :4 sat :34
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-17 10:11:11] [INFO ] After 25064ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :34
Fused 38 Parikh solutions to 34 different solutions.
Parikh walk visited 32 properties in 12691 ms.
Support contains 4 out of 615 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Performed 98 Post agglomeration using F-continuation condition.Transition count delta: 98
Deduced a syphon composed of 98 places in 27 ms
Reduce places removed 98 places and 0 transitions.
Iterating global reduction 0 with 196 rules applied. Total rules applied 196 place count 517 transition count 10308
Applied a total of 196 rules in 5837 ms. Remains 517 /615 variables (removed 98) and now considering 10308/10406 (removed 98) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5840 ms. Remains : 517/615 places, 10308/10406 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 334 ms. (steps per millisecond=29 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 184427 steps, run timeout after 3001 ms. (steps per millisecond=61 ) properties seen :{}
Probabilistic random walk after 184427 steps, saw 178468 distinct states, run finished after 3003 ms. (steps per millisecond=61 ) properties seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 10308 rows 517 cols
[2023-03-17 10:11:34] [INFO ] Invariants computation overflowed in 20 ms
[2023-03-17 10:11:36] [INFO ] After 2455ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-17 10:11:39] [INFO ] After 2703ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-17 10:11:39] [INFO ] After 3398ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 369 ms.
[2023-03-17 10:11:40] [INFO ] After 3864ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 70 ms.
Support contains 4 out of 517 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 517/517 places, 10308/10308 transitions.
Applied a total of 0 rules in 5567 ms. Remains 517 /517 variables (removed 0) and now considering 10308/10308 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5568 ms. Remains : 517/517 places, 10308/10308 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 517/517 places, 10308/10308 transitions.
Applied a total of 0 rules in 5510 ms. Remains 517 /517 variables (removed 0) and now considering 10308/10308 (removed 0) transitions.
// Phase 1: matrix 10308 rows 517 cols
[2023-03-17 10:11:51] [INFO ] Invariants computation overflowed in 24 ms
[2023-03-17 10:11:52] [INFO ] Implicit Places using invariants in 857 ms returned []
Implicit Place search using SMT only with invariants took 859 ms to find 0 implicit places.
// Phase 1: matrix 10308 rows 517 cols
[2023-03-17 10:11:52] [INFO ] Invariants computation overflowed in 17 ms
[2023-03-17 10:11:55] [INFO ] Dead Transitions using invariants and state equation in 2811 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9182 ms. Remains : 517/517 places, 10308/10308 transitions.
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 0 place count 517 transition count 10306
Deduced a syphon composed of 2 places in 25 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 515 transition count 10306
Performed 98 Post agglomeration using F-continuation condition.Transition count delta: 98
Deduced a syphon composed of 98 places in 28 ms
Reduce places removed 196 places and 0 transitions.
Iterating global reduction 0 with 294 rules applied. Total rules applied 298 place count 319 transition count 10208
Applied a total of 298 rules in 253 ms. Remains 319 /517 variables (removed 198) and now considering 10208/10308 (removed 100) transitions.
Running SMT prover for 2 properties.
// Phase 1: matrix 10208 rows 319 cols
[2023-03-17 10:11:55] [INFO ] Invariants computation overflowed in 15 ms
[2023-03-17 10:11:57] [INFO ] After 2179ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-17 10:11:59] [INFO ] After 1992ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-17 10:12:00] [INFO ] After 2691ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 349 ms.
[2023-03-17 10:12:00] [INFO ] After 3124ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Successfully simplified 4 atomic propositions for a total of 15 simplifications.
[2023-03-17 10:12:01] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-17 10:12:01] [INFO ] Flatten gal took : 306 ms
FORMULA Railroad-PT-100-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 10:12:01] [INFO ] Flatten gal took : 337 ms
[2023-03-17 10:12:02] [INFO ] Input system was already deterministic with 10406 transitions.
Support contains 70 out of 615 places (down from 71) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Applied a total of 0 rules in 73 ms. Remains 615 /615 variables (removed 0) and now considering 10406/10406 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 75 ms. Remains : 615/615 places, 10406/10406 transitions.
[2023-03-17 10:12:02] [INFO ] Flatten gal took : 297 ms
[2023-03-17 10:12:02] [INFO ] Flatten gal took : 328 ms
[2023-03-17 10:12:03] [INFO ] Input system was already deterministic with 10406 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Applied a total of 0 rules in 52 ms. Remains 615 /615 variables (removed 0) and now considering 10406/10406 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 615/615 places, 10406/10406 transitions.
[2023-03-17 10:12:03] [INFO ] Flatten gal took : 301 ms
[2023-03-17 10:12:04] [INFO ] Flatten gal took : 328 ms
[2023-03-17 10:12:04] [INFO ] Input system was already deterministic with 10406 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Performed 91 Post agglomeration using F-continuation condition.Transition count delta: 91
Deduced a syphon composed of 91 places in 25 ms
Reduce places removed 91 places and 0 transitions.
Iterating global reduction 0 with 182 rules applied. Total rules applied 182 place count 524 transition count 10315
Applied a total of 182 rules in 7016 ms. Remains 524 /615 variables (removed 91) and now considering 10315/10406 (removed 91) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7018 ms. Remains : 524/615 places, 10315/10406 transitions.
[2023-03-17 10:12:12] [INFO ] Flatten gal took : 297 ms
[2023-03-17 10:12:12] [INFO ] Flatten gal took : 321 ms
[2023-03-17 10:12:13] [INFO ] Input system was already deterministic with 10315 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Applied a total of 0 rules in 49 ms. Remains 615 /615 variables (removed 0) and now considering 10406/10406 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 50 ms. Remains : 615/615 places, 10406/10406 transitions.
[2023-03-17 10:12:13] [INFO ] Flatten gal took : 296 ms
[2023-03-17 10:12:13] [INFO ] Flatten gal took : 326 ms
[2023-03-17 10:12:14] [INFO ] Input system was already deterministic with 10406 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Performed 96 Post agglomeration using F-continuation condition.Transition count delta: 96
Deduced a syphon composed of 96 places in 24 ms
Reduce places removed 96 places and 0 transitions.
Iterating global reduction 0 with 192 rules applied. Total rules applied 192 place count 519 transition count 10310
Applied a total of 192 rules in 6370 ms. Remains 519 /615 variables (removed 96) and now considering 10310/10406 (removed 96) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6372 ms. Remains : 519/615 places, 10310/10406 transitions.
[2023-03-17 10:12:21] [INFO ] Flatten gal took : 287 ms
[2023-03-17 10:12:21] [INFO ] Flatten gal took : 322 ms
[2023-03-17 10:12:22] [INFO ] Input system was already deterministic with 10310 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Performed 98 Post agglomeration using F-continuation condition.Transition count delta: 98
Deduced a syphon composed of 98 places in 24 ms
Reduce places removed 98 places and 0 transitions.
Iterating global reduction 0 with 196 rules applied. Total rules applied 196 place count 517 transition count 10308
Applied a total of 196 rules in 6531 ms. Remains 517 /615 variables (removed 98) and now considering 10308/10406 (removed 98) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6531 ms. Remains : 517/615 places, 10308/10406 transitions.
[2023-03-17 10:12:28] [INFO ] Flatten gal took : 317 ms
[2023-03-17 10:12:29] [INFO ] Flatten gal took : 360 ms
[2023-03-17 10:12:30] [INFO ] Input system was already deterministic with 10308 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 295 ms. (steps per millisecond=33 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 276002 steps, run timeout after 3001 ms. (steps per millisecond=91 ) properties seen :{}
Probabilistic random walk after 276002 steps, saw 266389 distinct states, run finished after 3002 ms. (steps per millisecond=91 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 10308 rows 517 cols
[2023-03-17 10:12:33] [INFO ] Invariants computation overflowed in 19 ms
[2023-03-17 10:12:36] [INFO ] After 2550ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-17 10:12:38] [INFO ] After 2405ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-17 10:12:39] [INFO ] After 2866ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 220 ms.
[2023-03-17 10:12:39] [INFO ] After 3212ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 166 steps, including 2 resets, run visited all 1 properties in 8 ms. (steps per millisecond=20 )
FORMULA Railroad-PT-100-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 8 ms.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Applied a total of 0 rules in 50 ms. Remains 615 /615 variables (removed 0) and now considering 10406/10406 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 51 ms. Remains : 615/615 places, 10406/10406 transitions.
[2023-03-17 10:12:39] [INFO ] Flatten gal took : 301 ms
[2023-03-17 10:12:39] [INFO ] Flatten gal took : 332 ms
[2023-03-17 10:12:40] [INFO ] Input system was already deterministic with 10406 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Performed 99 Post agglomeration using F-continuation condition.Transition count delta: 99
Deduced a syphon composed of 99 places in 24 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 0 with 198 rules applied. Total rules applied 198 place count 516 transition count 10307
Applied a total of 198 rules in 6001 ms. Remains 516 /615 variables (removed 99) and now considering 10307/10406 (removed 99) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6002 ms. Remains : 516/615 places, 10307/10406 transitions.
[2023-03-17 10:12:46] [INFO ] Flatten gal took : 302 ms
[2023-03-17 10:12:47] [INFO ] Flatten gal took : 329 ms
[2023-03-17 10:12:47] [INFO ] Input system was already deterministic with 10307 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 329 ms. (steps per millisecond=30 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 1) seen :0
Finished probabilistic random walk after 26331 steps, run visited all 1 properties in 257 ms. (steps per millisecond=102 )
Probabilistic random walk after 26331 steps, saw 25637 distinct states, run finished after 258 ms. (steps per millisecond=102 ) properties seen :1
FORMULA Railroad-PT-100-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Applied a total of 0 rules in 51 ms. Remains 615 /615 variables (removed 0) and now considering 10406/10406 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 51 ms. Remains : 615/615 places, 10406/10406 transitions.
[2023-03-17 10:12:48] [INFO ] Flatten gal took : 318 ms
[2023-03-17 10:12:49] [INFO ] Flatten gal took : 364 ms
[2023-03-17 10:12:49] [INFO ] Input system was already deterministic with 10406 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Performed 99 Post agglomeration using F-continuation condition.Transition count delta: 99
Deduced a syphon composed of 99 places in 25 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 0 with 198 rules applied. Total rules applied 198 place count 516 transition count 10307
Applied a total of 198 rules in 5982 ms. Remains 516 /615 variables (removed 99) and now considering 10307/10406 (removed 99) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5982 ms. Remains : 516/615 places, 10307/10406 transitions.
[2023-03-17 10:12:56] [INFO ] Flatten gal took : 292 ms
[2023-03-17 10:12:56] [INFO ] Flatten gal took : 318 ms
[2023-03-17 10:12:57] [INFO ] Input system was already deterministic with 10307 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Performed 99 Post agglomeration using F-continuation condition.Transition count delta: 99
Deduced a syphon composed of 99 places in 25 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 0 with 198 rules applied. Total rules applied 198 place count 516 transition count 10307
Applied a total of 198 rules in 5989 ms. Remains 516 /615 variables (removed 99) and now considering 10307/10406 (removed 99) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5989 ms. Remains : 516/615 places, 10307/10406 transitions.
[2023-03-17 10:13:03] [INFO ] Flatten gal took : 289 ms
[2023-03-17 10:13:03] [INFO ] Flatten gal took : 321 ms
[2023-03-17 10:13:04] [INFO ] Input system was already deterministic with 10307 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 265 ms. (steps per millisecond=37 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 1) seen :0
Finished probabilistic random walk after 22846 steps, run visited all 1 properties in 208 ms. (steps per millisecond=109 )
Probabilistic random walk after 22846 steps, saw 22221 distinct states, run finished after 209 ms. (steps per millisecond=109 ) properties seen :1
FORMULA Railroad-PT-100-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Applied a total of 0 rules in 47 ms. Remains 615 /615 variables (removed 0) and now considering 10406/10406 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 47 ms. Remains : 615/615 places, 10406/10406 transitions.
[2023-03-17 10:13:05] [INFO ] Flatten gal took : 331 ms
[2023-03-17 10:13:05] [INFO ] Flatten gal took : 307 ms
[2023-03-17 10:13:06] [INFO ] Input system was already deterministic with 10406 transitions.
Starting structural reductions in LTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Applied a total of 0 rules in 48 ms. Remains 615 /615 variables (removed 0) and now considering 10406/10406 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 48 ms. Remains : 615/615 places, 10406/10406 transitions.
[2023-03-17 10:13:06] [INFO ] Flatten gal took : 290 ms
[2023-03-17 10:13:07] [INFO ] Flatten gal took : 376 ms
[2023-03-17 10:13:07] [INFO ] Input system was already deterministic with 10406 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 615/615 places, 10406/10406 transitions.
Performed 99 Post agglomeration using F-continuation condition.Transition count delta: 99
Deduced a syphon composed of 99 places in 25 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 0 with 198 rules applied. Total rules applied 198 place count 516 transition count 10307
Applied a total of 198 rules in 5957 ms. Remains 516 /615 variables (removed 99) and now considering 10307/10406 (removed 99) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5958 ms. Remains : 516/615 places, 10307/10406 transitions.
[2023-03-17 10:13:13] [INFO ] Flatten gal took : 288 ms
[2023-03-17 10:13:14] [INFO ] Flatten gal took : 322 ms
[2023-03-17 10:13:14] [INFO ] Input system was already deterministic with 10307 transitions.
[2023-03-17 10:13:15] [INFO ] Flatten gal took : 322 ms
[2023-03-17 10:13:15] [INFO ] Flatten gal took : 323 ms
[2023-03-17 10:13:15] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-17 10:13:15] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 615 places, 10406 transitions and 61923 arcs took 58 ms.
Total runtime 167212 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Railroad-PT-100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA Railroad-PT-100-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 3605720 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16087108 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 38 (type SKEL/SRCH) for 13 Railroad-PT-100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 38 (type SKEL/SRCH) for Railroad-PT-100-CTLFireability-05
lola: result : true
lola: markings : 197
lola: fired transitions : 196
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type CNST) for 19 Railroad-PT-100-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 20 (type CNST) for Railroad-PT-100-CTLFireability-08
lola: result : false
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 11 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 11
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 17 (type EXCL) for 16 Railroad-PT-100-CTLFireability-06
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 2/326 1/32 Railroad-PT-100-CTLFireability-06 110119 m, 22023 m/sec, 260381 t fired, .
Time elapsed: 16 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 7/326 2/32 Railroad-PT-100-CTLFireability-06 354280 m, 48832 m/sec, 903590 t fired, .
Time elapsed: 21 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 12/326 3/32 Railroad-PT-100-CTLFireability-06 578280 m, 44800 m/sec, 1588322 t fired, .
Time elapsed: 26 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 17/326 4/32 Railroad-PT-100-CTLFireability-06 806198 m, 45583 m/sec, 2269110 t fired, .
Time elapsed: 31 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 22/326 6/32 Railroad-PT-100-CTLFireability-06 1031267 m, 45013 m/sec, 2950541 t fired, .
Time elapsed: 36 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 27/326 7/32 Railroad-PT-100-CTLFireability-06 1247609 m, 43268 m/sec, 3661352 t fired, .
Time elapsed: 41 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 32/326 8/32 Railroad-PT-100-CTLFireability-06 1466309 m, 43740 m/sec, 4363253 t fired, .
Time elapsed: 46 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 37/326 8/32 Railroad-PT-100-CTLFireability-06 1676462 m, 42030 m/sec, 5081742 t fired, .
Time elapsed: 51 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 42/326 9/32 Railroad-PT-100-CTLFireability-06 1890421 m, 42791 m/sec, 5797447 t fired, .
Time elapsed: 56 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 47/326 10/32 Railroad-PT-100-CTLFireability-06 2104311 m, 42778 m/sec, 6517670 t fired, .
Time elapsed: 61 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 52/326 11/32 Railroad-PT-100-CTLFireability-06 2311025 m, 41342 m/sec, 7258713 t fired, .
Time elapsed: 66 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 57/326 12/32 Railroad-PT-100-CTLFireability-06 2514039 m, 40602 m/sec, 8009415 t fired, .
Time elapsed: 71 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 62/326 13/32 Railroad-PT-100-CTLFireability-06 2711702 m, 39532 m/sec, 8776101 t fired, .
Time elapsed: 76 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 67/326 14/32 Railroad-PT-100-CTLFireability-06 2918069 m, 41273 m/sec, 9526386 t fired, .
Time elapsed: 81 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 72/326 15/32 Railroad-PT-100-CTLFireability-06 3116564 m, 39699 m/sec, 10299060 t fired, .
Time elapsed: 86 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 77/326 16/32 Railroad-PT-100-CTLFireability-06 3315895 m, 39866 m/sec, 11066866 t fired, .
Time elapsed: 91 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 82/326 17/32 Railroad-PT-100-CTLFireability-06 3511433 m, 39107 m/sec, 11857599 t fired, .
Time elapsed: 96 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 87/326 18/32 Railroad-PT-100-CTLFireability-06 3712286 m, 40170 m/sec, 12624372 t fired, .
Time elapsed: 101 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 92/326 19/32 Railroad-PT-100-CTLFireability-06 3910320 m, 39606 m/sec, 13405151 t fired, .
Time elapsed: 106 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 97/326 20/32 Railroad-PT-100-CTLFireability-06 4106498 m, 39235 m/sec, 14186734 t fired, .
Time elapsed: 111 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 102/326 21/32 Railroad-PT-100-CTLFireability-06 4305243 m, 39749 m/sec, 14985020 t fired, .
Time elapsed: 116 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 107/326 22/32 Railroad-PT-100-CTLFireability-06 4496495 m, 38250 m/sec, 15782652 t fired, .
Time elapsed: 121 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 112/326 23/32 Railroad-PT-100-CTLFireability-06 4688510 m, 38403 m/sec, 16576784 t fired, .
Time elapsed: 126 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 117/326 24/32 Railroad-PT-100-CTLFireability-06 4882482 m, 38794 m/sec, 17369620 t fired, .
Time elapsed: 131 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 122/326 25/32 Railroad-PT-100-CTLFireability-06 5074786 m, 38460 m/sec, 18175605 t fired, .
Time elapsed: 136 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 127/326 26/32 Railroad-PT-100-CTLFireability-06 5266381 m, 38319 m/sec, 18973021 t fired, .
Time elapsed: 141 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 132/326 27/32 Railroad-PT-100-CTLFireability-06 5458269 m, 38377 m/sec, 19778722 t fired, .
Time elapsed: 146 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 137/326 28/32 Railroad-PT-100-CTLFireability-06 5648664 m, 38079 m/sec, 20582775 t fired, .
Time elapsed: 151 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 142/326 29/32 Railroad-PT-100-CTLFireability-06 5839654 m, 38198 m/sec, 21393875 t fired, .
Time elapsed: 156 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 147/326 29/32 Railroad-PT-100-CTLFireability-06 6028211 m, 37711 m/sec, 22204959 t fired, .
Time elapsed: 161 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 152/326 30/32 Railroad-PT-100-CTLFireability-06 6216858 m, 37729 m/sec, 23022292 t fired, .
Time elapsed: 166 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 157/326 31/32 Railroad-PT-100-CTLFireability-06 6407005 m, 38029 m/sec, 23837771 t fired, .
Time elapsed: 171 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 162/326 32/32 Railroad-PT-100-CTLFireability-06 6604234 m, 39445 m/sec, 24651192 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 17 (type EXCL) for Railroad-PT-100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 39 (type EXCL) for 13 Railroad-PT-100-CTLFireability-05
lola: time limit : 341 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for Railroad-PT-100-CTLFireability-05
lola: result : true
lola: markings : 197
lola: fired transitions : 196
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 Railroad-PT-100-CTLFireability-14
lola: time limit : 379 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for Railroad-PT-100-CTLFireability-14
lola: result : true
lola: markings : 64
lola: fired transitions : 129
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 Railroad-PT-100-CTLFireability-13
lola: time limit : 427 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 4/427 1/32 Railroad-PT-100-CTLFireability-13 162863 m, 32572 m/sec, 660253 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 9/427 2/32 Railroad-PT-100-CTLFireability-13 320900 m, 31607 m/sec, 1329606 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 14/427 3/32 Railroad-PT-100-CTLFireability-13 477814 m, 31382 m/sec, 2000139 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 19/427 3/32 Railroad-PT-100-CTLFireability-13 633805 m, 31198 m/sec, 2678116 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 25/427 4/32 Railroad-PT-100-CTLFireability-13 790203 m, 31279 m/sec, 3349585 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 30/427 5/32 Railroad-PT-100-CTLFireability-13 944674 m, 30894 m/sec, 4023219 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 35/427 6/32 Railroad-PT-100-CTLFireability-13 1095349 m, 30135 m/sec, 4708069 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 40/427 6/32 Railroad-PT-100-CTLFireability-13 1244784 m, 29887 m/sec, 5394493 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 45/427 7/32 Railroad-PT-100-CTLFireability-13 1392600 m, 29563 m/sec, 6084478 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 50/427 8/32 Railroad-PT-100-CTLFireability-13 1538628 m, 29205 m/sec, 6778187 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 55/427 8/32 Railroad-PT-100-CTLFireability-13 1684178 m, 29110 m/sec, 7472719 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 60/427 9/32 Railroad-PT-100-CTLFireability-13 1828746 m, 28913 m/sec, 8168331 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 65/427 10/32 Railroad-PT-100-CTLFireability-13 1972383 m, 28727 m/sec, 8866656 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 70/427 10/32 Railroad-PT-100-CTLFireability-13 2115703 m, 28664 m/sec, 9565483 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 75/427 11/32 Railroad-PT-100-CTLFireability-13 2258039 m, 28467 m/sec, 10265875 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 80/427 12/32 Railroad-PT-100-CTLFireability-13 2399852 m, 28362 m/sec, 10968013 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 85/427 12/32 Railroad-PT-100-CTLFireability-13 2541075 m, 28244 m/sec, 11668582 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 90/427 13/32 Railroad-PT-100-CTLFireability-13 2681885 m, 28162 m/sec, 12371338 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 95/427 14/32 Railroad-PT-100-CTLFireability-13 2822501 m, 28123 m/sec, 13074766 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 100/427 14/32 Railroad-PT-100-CTLFireability-13 2962633 m, 28026 m/sec, 13776170 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 105/427 15/32 Railroad-PT-100-CTLFireability-13 3102847 m, 28042 m/sec, 14478493 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 110/427 16/32 Railroad-PT-100-CTLFireability-13 3242868 m, 28004 m/sec, 15180673 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 115/427 16/32 Railroad-PT-100-CTLFireability-13 3381775 m, 27781 m/sec, 15883735 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 120/427 17/32 Railroad-PT-100-CTLFireability-13 3520796 m, 27804 m/sec, 16586183 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 125/427 18/32 Railroad-PT-100-CTLFireability-13 3658588 m, 27558 m/sec, 17290195 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 130/427 18/32 Railroad-PT-100-CTLFireability-13 3796610 m, 27604 m/sec, 17993716 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 135/427 19/32 Railroad-PT-100-CTLFireability-13 3934276 m, 27533 m/sec, 18699027 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 140/427 19/32 Railroad-PT-100-CTLFireability-13 4071901 m, 27525 m/sec, 19403801 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 145/427 20/32 Railroad-PT-100-CTLFireability-13 4209413 m, 27502 m/sec, 20109035 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 150/427 21/32 Railroad-PT-100-CTLFireability-13 4346934 m, 27504 m/sec, 20814720 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 155/427 21/32 Railroad-PT-100-CTLFireability-13 4484722 m, 27557 m/sec, 21522233 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 160/427 22/32 Railroad-PT-100-CTLFireability-13 4623217 m, 27699 m/sec, 22224541 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 165/427 23/32 Railroad-PT-100-CTLFireability-13 4759335 m, 27223 m/sec, 22931289 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 170/427 23/32 Railroad-PT-100-CTLFireability-13 4896512 m, 27435 m/sec, 23636052 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 175/427 24/32 Railroad-PT-100-CTLFireability-13 5032904 m, 27278 m/sec, 24342978 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 180/427 24/32 Railroad-PT-100-CTLFireability-13 5168569 m, 27133 m/sec, 25047412 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 185/427 25/32 Railroad-PT-100-CTLFireability-13 5304218 m, 27129 m/sec, 25755215 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 190/427 26/32 Railroad-PT-100-CTLFireability-13 5439783 m, 27113 m/sec, 26462900 t fired, .
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 195/427 26/32 Railroad-PT-100-CTLFireability-13 5575295 m, 27102 m/sec, 27170861 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 200/427 27/32 Railroad-PT-100-CTLFireability-13 5710424 m, 27025 m/sec, 27877650 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 205/427 28/32 Railroad-PT-100-CTLFireability-13 5846452 m, 27205 m/sec, 28588978 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 210/427 28/32 Railroad-PT-100-CTLFireability-13 5980906 m, 26890 m/sec, 29295616 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 215/427 29/32 Railroad-PT-100-CTLFireability-13 6112186 m, 26256 m/sec, 29985422 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 220/427 29/32 Railroad-PT-100-CTLFireability-13 6241486 m, 25860 m/sec, 30669787 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 225/427 30/32 Railroad-PT-100-CTLFireability-13 6371315 m, 25965 m/sec, 31356579 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 230/427 31/32 Railroad-PT-100-CTLFireability-13 6500371 m, 25811 m/sec, 32042463 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 235/427 31/32 Railroad-PT-100-CTLFireability-13 6633953 m, 26716 m/sec, 32744813 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 240/427 32/32 Railroad-PT-100-CTLFireability-13 6768000 m, 26809 m/sec, 33450214 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 245/427 32/32 Railroad-PT-100-CTLFireability-13 6897347 m, 25869 m/sec, 34134499 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 29 (type EXCL) for Railroad-PT-100-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 23 (type EXCL) for 22 Railroad-PT-100-CTLFireability-10
lola: time limit : 452 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for Railroad-PT-100-CTLFireability-10
lola: result : true
lola: markings : 64
lola: fired transitions : 128
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 Railroad-PT-100-CTLFireability-03
lola: time limit : 528 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for Railroad-PT-100-CTLFireability-03
lola: result : true
lola: markings : 2116
lola: fired transitions : 2215
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Railroad-PT-100-CTLFireability-02
lola: time limit : 792 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Railroad-PT-100-CTLFireability-02
lola: result : false
lola: markings : 2115
lola: fired transitions : 2214
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 Railroad-PT-100-CTLFireability-15
lola: time limit : 1056 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for Railroad-PT-100-CTLFireability-15
lola: result : true
lola: markings : 25
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 Railroad-PT-100-CTLFireability-11
lola: time limit : 1584 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for Railroad-PT-100-CTLFireability-11
lola: result : true
lola: markings : 20
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 Railroad-PT-100-CTLFireability-04
lola: time limit : 3168 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/3168 2/32 Railroad-PT-100-CTLFireability-04 248920 m, 49784 m/sec, 609852 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/3168 3/32 Railroad-PT-100-CTLFireability-04 480107 m, 46237 m/sec, 1250754 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/3168 4/32 Railroad-PT-100-CTLFireability-04 703001 m, 44578 m/sec, 1912419 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/3168 5/32 Railroad-PT-100-CTLFireability-04 926838 m, 44767 m/sec, 2589491 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/3168 6/32 Railroad-PT-100-CTLFireability-04 1152146 m, 45061 m/sec, 3268364 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/3168 7/32 Railroad-PT-100-CTLFireability-04 1362655 m, 42101 m/sec, 3983336 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/3168 8/32 Railroad-PT-100-CTLFireability-04 1583430 m, 44155 m/sec, 4676002 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/3168 9/32 Railroad-PT-100-CTLFireability-04 1796319 m, 42577 m/sec, 5398920 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 45/3168 11/32 Railroad-PT-100-CTLFireability-04 2019561 m, 44648 m/sec, 6129107 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 50/3168 12/32 Railroad-PT-100-CTLFireability-04 2236776 m, 43443 m/sec, 6865889 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 55/3168 13/32 Railroad-PT-100-CTLFireability-04 2442033 m, 41051 m/sec, 7640219 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 60/3168 14/32 Railroad-PT-100-CTLFireability-04 2651168 m, 41827 m/sec, 8389028 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 65/3168 15/32 Railroad-PT-100-CTLFireability-04 2857147 m, 41195 m/sec, 9144767 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 70/3168 16/32 Railroad-PT-100-CTLFireability-04 3057509 m, 40072 m/sec, 9905867 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 75/3168 17/32 Railroad-PT-100-CTLFireability-04 3258709 m, 40240 m/sec, 10670364 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 80/3168 18/32 Railroad-PT-100-CTLFireability-04 3454259 m, 39110 m/sec, 11432666 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 85/3168 19/32 Railroad-PT-100-CTLFireability-04 3652065 m, 39561 m/sec, 12213190 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 90/3168 20/32 Railroad-PT-100-CTLFireability-04 3853764 m, 40339 m/sec, 12987113 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 95/3168 21/32 Railroad-PT-100-CTLFireability-04 4054457 m, 40138 m/sec, 13767809 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 100/3168 22/32 Railroad-PT-100-CTLFireability-04 4252179 m, 39544 m/sec, 14561686 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 105/3168 23/32 Railroad-PT-100-CTLFireability-04 4452051 m, 39974 m/sec, 15358369 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 110/3168 24/32 Railroad-PT-100-CTLFireability-04 4646049 m, 38799 m/sec, 16148420 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 115/3168 25/32 Railroad-PT-100-CTLFireability-04 4837211 m, 38232 m/sec, 16946955 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 120/3168 26/32 Railroad-PT-100-CTLFireability-04 5033676 m, 39293 m/sec, 17740350 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 125/3168 27/32 Railroad-PT-100-CTLFireability-04 5227038 m, 38672 m/sec, 18535407 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 130/3168 28/32 Railroad-PT-100-CTLFireability-04 5419077 m, 38407 m/sec, 19330866 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 135/3168 29/32 Railroad-PT-100-CTLFireability-04 5611716 m, 38527 m/sec, 20130333 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 140/3168 30/32 Railroad-PT-100-CTLFireability-04 5801428 m, 37942 m/sec, 20936822 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 145/3168 31/32 Railroad-PT-100-CTLFireability-04 5991111 m, 37936 m/sec, 21743804 t fired, .
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 150/3168 32/32 Railroad-PT-100-CTLFireability-04 6181047 m, 37987 m/sec, 22549990 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 11 (type EXCL) for Railroad-PT-100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3128 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3133 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3138 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3143 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3148 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3153 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3158 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3163 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3168 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3173 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3178 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3183 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3188 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3193 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3198 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3203 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3208 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3213 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3218 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3223 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3228 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3233 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3238 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3243 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3248 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3253 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3258 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3263 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3268 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3273 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3278 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3283 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3288 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3293 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3298 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3303 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3308 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3313 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3318 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3323 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3328 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3333 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3338 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3343 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3348 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3353 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3358 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3363 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3368 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3373 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3378 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3383 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3388 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3393 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3398 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3403 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3408 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3413 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3418 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3423 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3428 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 11
lola: caught signal Terminated - aborting LoLA
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL unknown AGGR
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-06: CTL unknown AGGR
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-13: CTL unknown AGGR
Railroad-PT-100-CTLFireability-14: CTL true CTL model checker
Railroad-PT-100-CTLFireability-15: EG true state space / EG
Time elapsed: 3430 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Railroad-PT-100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Railroad-PT-100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199600394"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Railroad-PT-100.tgz
mv Railroad-PT-100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;