Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199400314.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Raft-PT-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199400314
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 5.7K Feb 26 17:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 60K Feb 26 17:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 17:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 17:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 17:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Feb 26 17:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 17:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 111K Feb 26 17:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 62K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Raft-PT-05-CTLFireability-00
FORMULA_NAME Raft-PT-05-CTLFireability-01
FORMULA_NAME Raft-PT-05-CTLFireability-02
FORMULA_NAME Raft-PT-05-CTLFireability-03
FORMULA_NAME Raft-PT-05-CTLFireability-04
FORMULA_NAME Raft-PT-05-CTLFireability-05
FORMULA_NAME Raft-PT-05-CTLFireability-06
FORMULA_NAME Raft-PT-05-CTLFireability-07
FORMULA_NAME Raft-PT-05-CTLFireability-08
FORMULA_NAME Raft-PT-05-CTLFireability-09
FORMULA_NAME Raft-PT-05-CTLFireability-10
FORMULA_NAME Raft-PT-05-CTLFireability-11
FORMULA_NAME Raft-PT-05-CTLFireability-12
FORMULA_NAME Raft-PT-05-CTLFireability-13
FORMULA_NAME Raft-PT-05-CTLFireability-14
FORMULA_NAME Raft-PT-05-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679040692944

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Raft-PT-05
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 08:11:34] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 08:11:34] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 08:11:34] [INFO ] Load time of PNML (sax parser for PT used): 59 ms
[2023-03-17 08:11:34] [INFO ] Transformed 133 places.
[2023-03-17 08:11:34] [INFO ] Transformed 238 transitions.
[2023-03-17 08:11:34] [INFO ] Found NUPN structural information;
[2023-03-17 08:11:34] [INFO ] Parsed PT model containing 133 places and 238 transitions and 864 arcs in 140 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Initial state reduction rules removed 2 formulas.
Ensure Unique test removed 22 transitions
Reduce redundant transitions removed 22 transitions.
FORMULA Raft-PT-05-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Raft-PT-05-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 73 out of 133 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 133/133 places, 216/216 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 132 transition count 214
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 132 transition count 214
Applied a total of 2 rules in 17 ms. Remains 132 /133 variables (removed 1) and now considering 214/216 (removed 2) transitions.
[2023-03-17 08:11:34] [INFO ] Flow matrix only has 194 transitions (discarded 20 similar events)
// Phase 1: matrix 194 rows 132 cols
[2023-03-17 08:11:34] [INFO ] Computed 25 place invariants in 14 ms
[2023-03-17 08:11:34] [INFO ] Implicit Places using invariants in 317 ms returned []
[2023-03-17 08:11:34] [INFO ] Flow matrix only has 194 transitions (discarded 20 similar events)
[2023-03-17 08:11:34] [INFO ] Invariant cache hit.
[2023-03-17 08:11:35] [INFO ] State equation strengthened by 104 read => feed constraints.
[2023-03-17 08:11:35] [INFO ] Implicit Places using invariants and state equation in 160 ms returned []
Implicit Place search using SMT with State Equation took 501 ms to find 0 implicit places.
[2023-03-17 08:11:35] [INFO ] Flow matrix only has 194 transitions (discarded 20 similar events)
[2023-03-17 08:11:35] [INFO ] Invariant cache hit.
[2023-03-17 08:11:35] [INFO ] Dead Transitions using invariants and state equation in 121 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 132/133 places, 214/216 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 639 ms. Remains : 132/133 places, 214/216 transitions.
Support contains 73 out of 132 places after structural reductions.
[2023-03-17 08:11:35] [INFO ] Flatten gal took : 43 ms
[2023-03-17 08:11:35] [INFO ] Flatten gal took : 16 ms
[2023-03-17 08:11:35] [INFO ] Input system was already deterministic with 214 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 240 ms. (steps per millisecond=41 ) properties (out of 69) seen :68
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-17 08:11:35] [INFO ] Flow matrix only has 194 transitions (discarded 20 similar events)
[2023-03-17 08:11:35] [INFO ] Invariant cache hit.
[2023-03-17 08:11:35] [INFO ] [Real]Absence check using 25 positive place invariants in 19 ms returned sat
[2023-03-17 08:11:35] [INFO ] After 101ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 14 simplifications.
[2023-03-17 08:11:35] [INFO ] Flatten gal took : 12 ms
[2023-03-17 08:11:35] [INFO ] Flatten gal took : 17 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 214 transitions.
Computed a total of 5 stabilizing places and 13 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 129 transition count 208
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 129 transition count 208
Applied a total of 6 rules in 11 ms. Remains 129 /132 variables (removed 3) and now considering 208/214 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 129/132 places, 208/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 10 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 10 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 208 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 128 transition count 206
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 128 transition count 206
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 14 place count 125 transition count 203
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 26 place count 113 transition count 191
Iterating global reduction 0 with 12 rules applied. Total rules applied 38 place count 113 transition count 191
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 50 place count 113 transition count 179
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 1 with 5 rules applied. Total rules applied 55 place count 113 transition count 174
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 1 with 10 rules applied. Total rules applied 65 place count 108 transition count 169
Discarding 19 places :
Symmetric choice reduction at 1 with 19 rule applications. Total rules 84 place count 89 transition count 150
Iterating global reduction 1 with 19 rules applied. Total rules applied 103 place count 89 transition count 150
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 122 place count 89 transition count 131
Applied a total of 122 rules in 48 ms. Remains 89 /132 variables (removed 43) and now considering 131/214 (removed 83) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 48 ms. Remains : 89/132 places, 131/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 5 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 131 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 128 transition count 206
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 128 transition count 206
Applied a total of 8 rules in 4 ms. Remains 128 /132 variables (removed 4) and now considering 206/214 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 128/132 places, 206/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 10 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 11 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 206 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 129 transition count 208
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 129 transition count 208
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 126 transition count 205
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 24 place count 114 transition count 193
Iterating global reduction 0 with 12 rules applied. Total rules applied 36 place count 114 transition count 193
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 48 place count 114 transition count 181
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 1 with 5 rules applied. Total rules applied 53 place count 114 transition count 176
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 1 with 10 rules applied. Total rules applied 63 place count 109 transition count 171
Discarding 16 places :
Symmetric choice reduction at 1 with 16 rule applications. Total rules 79 place count 93 transition count 155
Iterating global reduction 1 with 16 rules applied. Total rules applied 95 place count 93 transition count 155
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 111 place count 93 transition count 139
Applied a total of 111 rules in 29 ms. Remains 93 /132 variables (removed 39) and now considering 139/214 (removed 75) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 93/132 places, 139/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 139 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 128 transition count 206
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 128 transition count 206
Applied a total of 8 rules in 3 ms. Remains 128 /132 variables (removed 4) and now considering 206/214 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 128/132 places, 206/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 9 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 19 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 206 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 129 transition count 208
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 129 transition count 208
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 126 transition count 205
Discarding 12 places :
Symmetric choice reduction at 0 with 12 rule applications. Total rules 24 place count 114 transition count 193
Iterating global reduction 0 with 12 rules applied. Total rules applied 36 place count 114 transition count 193
Ensure Unique test removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 0 with 12 rules applied. Total rules applied 48 place count 114 transition count 181
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 1 with 5 rules applied. Total rules applied 53 place count 114 transition count 176
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 1 with 10 rules applied. Total rules applied 63 place count 109 transition count 171
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 78 place count 94 transition count 156
Iterating global reduction 1 with 15 rules applied. Total rules applied 93 place count 94 transition count 156
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 1 with 15 rules applied. Total rules applied 108 place count 94 transition count 141
Applied a total of 108 rules in 27 ms. Remains 94 /132 variables (removed 38) and now considering 141/214 (removed 73) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 27 ms. Remains : 94/132 places, 141/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 141 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 128 transition count 206
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 128 transition count 206
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 12 place count 126 transition count 204
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 20 place count 118 transition count 196
Iterating global reduction 0 with 8 rules applied. Total rules applied 28 place count 118 transition count 196
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 36 place count 118 transition count 188
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 1 with 5 rules applied. Total rules applied 41 place count 118 transition count 183
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 1 with 10 rules applied. Total rules applied 51 place count 113 transition count 178
Discarding 19 places :
Symmetric choice reduction at 1 with 19 rule applications. Total rules 70 place count 94 transition count 159
Iterating global reduction 1 with 19 rules applied. Total rules applied 89 place count 94 transition count 159
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 108 place count 94 transition count 140
Applied a total of 108 rules in 24 ms. Remains 94 /132 variables (removed 38) and now considering 140/214 (removed 74) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 94/132 places, 140/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 129 transition count 208
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 129 transition count 208
Applied a total of 6 rules in 10 ms. Remains 129 /132 variables (removed 3) and now considering 208/214 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 129/132 places, 208/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 8 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 8 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 208 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 131 transition count 212
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 131 transition count 212
Applied a total of 2 rules in 4 ms. Remains 131 /132 variables (removed 1) and now considering 212/214 (removed 2) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 131/132 places, 212/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 8 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 8 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 212 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Applied a total of 0 rules in 2 ms. Remains 132 /132 variables (removed 0) and now considering 214/214 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 132/132 places, 214/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 7 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 7 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 214 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 129 transition count 208
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 129 transition count 208
Applied a total of 6 rules in 2 ms. Remains 129 /132 variables (removed 3) and now considering 208/214 (removed 6) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 129/132 places, 208/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 13 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 7 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 208 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 128 transition count 206
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 128 transition count 206
Applied a total of 8 rules in 2 ms. Remains 128 /132 variables (removed 4) and now considering 206/214 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 128/132 places, 206/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 7 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 206 transitions.
Starting structural reductions in LTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 128 transition count 206
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 128 transition count 206
Applied a total of 8 rules in 2 ms. Remains 128 /132 variables (removed 4) and now considering 206/214 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 128/132 places, 206/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 6 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 7 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 206 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 132/132 places, 214/214 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 128 transition count 206
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 128 transition count 206
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 12 place count 126 transition count 204
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 20 place count 118 transition count 196
Iterating global reduction 0 with 8 rules applied. Total rules applied 28 place count 118 transition count 196
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 36 place count 118 transition count 188
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 1 with 5 rules applied. Total rules applied 41 place count 118 transition count 183
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 1 with 8 rules applied. Total rules applied 49 place count 114 transition count 179
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 62 place count 101 transition count 166
Iterating global reduction 1 with 13 rules applied. Total rules applied 75 place count 101 transition count 166
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 1 with 13 rules applied. Total rules applied 88 place count 101 transition count 153
Applied a total of 88 rules in 25 ms. Remains 101 /132 variables (removed 31) and now considering 153/214 (removed 61) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 101/132 places, 153/214 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 5 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 5 ms
[2023-03-17 08:11:36] [INFO ] Input system was already deterministic with 153 transitions.
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 7 ms
[2023-03-17 08:11:36] [INFO ] Flatten gal took : 7 ms
[2023-03-17 08:11:36] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-17 08:11:36] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 132 places, 214 transitions and 814 arcs took 2 ms.
Total runtime 2499 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Raft-PT-05
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA Raft-PT-05-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Raft-PT-05-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Raft-PT-05-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Raft-PT-05-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Raft-PT-05-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Raft-PT-05-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Raft-PT-05-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Raft-PT-05-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679040893391

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type SKEL/FNDP) for 9 Raft-PT-05-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/EQUN) for 9 Raft-PT-05-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type SKEL/SRCH) for 9 Raft-PT-05-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SKEL/SRCH) for 9 Raft-PT-05-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 61 (type SKEL/SRCH) for Raft-PT-05-CTLFireability-03
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 62 (type SKEL/SRCH) for Raft-PT-05-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 59 (type SKEL/FNDP) for Raft-PT-05-CTLFireability-03
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 60 (type EQUN) for Raft-PT-05-CTLFireability-03 (obsolete)
lola: FINISHED task # 60 (type SKEL/EQUN) for Raft-PT-05-CTLFireability-03
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 7 (type EXCL) for 6 Raft-PT-05-CTLFireability-02
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:662
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type FNDP) for 9 Raft-PT-05-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type EQUN) for 9 Raft-PT-05-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SRCH) for 9 Raft-PT-05-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 65 (type FNDP) for Raft-PT-05-CTLFireability-03
lola: result : true
lola: fired transitions : 17
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 66 (type EQUN) for Raft-PT-05-CTLFireability-03 (obsolete)
lola: CANCELED task # 68 (type SRCH) for Raft-PT-05-CTLFireability-03 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 68 (type SRCH) for Raft-PT-05-CTLFireability-03
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
sara: try reading problem file /home/mcc/execution/374/CTLFireability-66.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 66 (type EQUN) for Raft-PT-05-CTLFireability-03
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Raft-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/239 6/32 Raft-PT-05-CTLFireability-02 1156965 m, 231393 m/sec, 1554369 t fired, .

Time elapsed: 6 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Raft-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/239 12/32 Raft-PT-05-CTLFireability-02 2292252 m, 227057 m/sec, 3103271 t fired, .

Time elapsed: 11 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Raft-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/239 17/32 Raft-PT-05-CTLFireability-02 3381864 m, 217922 m/sec, 4599433 t fired, .

Time elapsed: 16 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Raft-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/239 22/32 Raft-PT-05-CTLFireability-02 4488058 m, 221238 m/sec, 6128846 t fired, .

Time elapsed: 21 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Raft-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/239 27/32 Raft-PT-05-CTLFireability-02 5573913 m, 217171 m/sec, 7638544 t fired, .

Time elapsed: 26 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Raft-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/239 32/32 Raft-PT-05-CTLFireability-02 6655298 m, 216277 m/sec, 9144829 t fired, .

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 7 (type EXCL) for Raft-PT-05-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Raft-PT-05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 53 (type EXCL) for 52 Raft-PT-05-CTLFireability-13
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for Raft-PT-05-CTLFireability-13
lola: result : true
lola: markings : 85
lola: fired transitions : 93
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 Raft-PT-05-CTLFireability-11
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for Raft-PT-05-CTLFireability-11
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 Raft-PT-05-CTLFireability-10
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for Raft-PT-05-CTLFireability-10
lola: result : false
lola: markings : 2
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 39 Raft-PT-05-CTLFireability-09
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/324 6/32 Raft-PT-05-CTLFireability-09 1135870 m, 227174 m/sec, 1525680 t fired, .

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/324 11/32 Raft-PT-05-CTLFireability-09 2172249 m, 207275 m/sec, 2939615 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/324 16/32 Raft-PT-05-CTLFireability-09 3200604 m, 205671 m/sec, 4346543 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/324 21/32 Raft-PT-05-CTLFireability-09 4213027 m, 202484 m/sec, 5752016 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/324 26/32 Raft-PT-05-CTLFireability-09 5223259 m, 202046 m/sec, 7154305 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/324 30/32 Raft-PT-05-CTLFireability-09 6223877 m, 200123 m/sec, 8544295 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 44 (type EXCL) for Raft-PT-05-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 42 (type EXCL) for 39 Raft-PT-05-CTLFireability-09
lola: time limit : 352 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/352 9/32 Raft-PT-05-CTLFireability-09 1718260 m, 343652 m/sec, 4037984 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/352 16/32 Raft-PT-05-CTLFireability-09 3256101 m, 307568 m/sec, 7681417 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/352 23/32 Raft-PT-05-CTLFireability-09 4769801 m, 302740 m/sec, 11291416 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 1 0 2 0 1 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/352 30/32 Raft-PT-05-CTLFireability-09 6244542 m, 294948 m/sec, 14817889 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 42 (type EXCL) for Raft-PT-05-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 36 Raft-PT-05-CTLFireability-08
lola: time limit : 389 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Raft-PT-05-CTLFireability-08
lola: result : true
lola: markings : 787412
lola: fired transitions : 2018049
lola: time used : 3.000000
lola: memory pages used : 4
lola: LAUNCH task # 34 (type EXCL) for 33 Raft-PT-05-CTLFireability-07
lola: time limit : 437 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 2/437 2/32 Raft-PT-05-CTLFireability-07 378353 m, 75670 m/sec, 884001 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 7/437 9/32 Raft-PT-05-CTLFireability-07 1828185 m, 289966 m/sec, 4297300 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 12/437 16/32 Raft-PT-05-CTLFireability-07 3190963 m, 272555 m/sec, 7523811 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 17/437 22/32 Raft-PT-05-CTLFireability-07 4528559 m, 267519 m/sec, 10714782 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 22/437 28/32 Raft-PT-05-CTLFireability-07 5848603 m, 264008 m/sec, 13866474 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 34 (type EXCL) for Raft-PT-05-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 25 (type EXCL) for 24 Raft-PT-05-CTLFireability-04
lola: time limit : 496 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/496 5/32 Raft-PT-05-CTLFireability-04 850589 m, 170117 m/sec, 3510517 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/496 9/32 Raft-PT-05-CTLFireability-04 1719974 m, 173877 m/sec, 6994541 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/496 13/32 Raft-PT-05-CTLFireability-04 2565851 m, 169175 m/sec, 10383256 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/496 17/32 Raft-PT-05-CTLFireability-04 3423736 m, 171577 m/sec, 13788753 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/496 21/32 Raft-PT-05-CTLFireability-04 4265191 m, 168291 m/sec, 17133703 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/496 25/32 Raft-PT-05-CTLFireability-04 5103012 m, 167564 m/sec, 20481156 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/496 29/32 Raft-PT-05-CTLFireability-04 5937080 m, 166813 m/sec, 23851645 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 25 (type EXCL) for Raft-PT-05-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 1 (type EXCL) for 0 Raft-PT-05-CTLFireability-00
lola: time limit : 572 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/572 12/32 Raft-PT-05-CTLFireability-00 2506541 m, 501308 m/sec, 3513224 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/572 23/32 Raft-PT-05-CTLFireability-00 4752046 m, 449101 m/sec, 6700812 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for Raft-PT-05-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-03: CONJ 0 1 0 0 10 0 0 6
Raft-PT-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0
Raft-PT-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 64 (type EXCL) for 9 Raft-PT-05-CTLFireability-03
lola: time limit : 683 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for Raft-PT-05-CTLFireability-03
lola: result : false
lola: markings : 28
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Raft-PT-05-CTLFireability-05
lola: time limit : 854 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Raft-PT-05-CTLFireability-05
lola: result : false
lola: markings : 50714
lola: fired transitions : 71785
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Raft-PT-05-CTLFireability-01
lola: time limit : 1139 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Raft-PT-05-CTLFireability-01
lola: result : false
lola: markings : 146
lola: fired transitions : 253
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 Raft-PT-05-CTLFireability-15
lola: time limit : 1709 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for Raft-PT-05-CTLFireability-15
lola: result : true
lola: markings : 6
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Raft-PT-05-CTLFireability-06
lola: time limit : 3419 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-01: CTL false CTL model checker
Raft-PT-05-CTLFireability-03: CONJ true CONJ
Raft-PT-05-CTLFireability-05: CTL false CTL model checker
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker
Raft-PT-05-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/3419 12/32 Raft-PT-05-CTLFireability-06 2530235 m, 506047 m/sec, 3021731 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-01: CTL false CTL model checker
Raft-PT-05-CTLFireability-03: CONJ true CONJ
Raft-PT-05-CTLFireability-05: CTL false CTL model checker
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker
Raft-PT-05-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/3419 21/32 Raft-PT-05-CTLFireability-06 4706931 m, 435339 m/sec, 6110366 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 31 (type EXCL) for Raft-PT-05-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-01: CTL false CTL model checker
Raft-PT-05-CTLFireability-03: CONJ true CONJ
Raft-PT-05-CTLFireability-05: CTL false CTL model checker
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker
Raft-PT-05-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Raft-PT-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Raft-PT-05-CTLFireability-09: CONJ 0 0 0 0 2 0 2 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Raft-PT-05-CTLFireability-00: CTL unknown AGGR
Raft-PT-05-CTLFireability-01: CTL false CTL model checker
Raft-PT-05-CTLFireability-02: CTL unknown AGGR
Raft-PT-05-CTLFireability-03: CONJ true CONJ
Raft-PT-05-CTLFireability-04: CTL unknown AGGR
Raft-PT-05-CTLFireability-05: CTL false CTL model checker
Raft-PT-05-CTLFireability-06: CTL unknown AGGR
Raft-PT-05-CTLFireability-07: CTL unknown AGGR
Raft-PT-05-CTLFireability-08: CTL true CTL model checker
Raft-PT-05-CTLFireability-09: CONJ unknown CONJ
Raft-PT-05-CTLFireability-10: CTL false CTL model checker
Raft-PT-05-CTLFireability-11: CTL false CTL model checker
Raft-PT-05-CTLFireability-13: CTL true CTL model checker
Raft-PT-05-CTLFireability-15: CTL true CTL model checker


Time elapsed: 196 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Raft-PT-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Raft-PT-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199400314"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Raft-PT-05.tgz
mv Raft-PT-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;