Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199300234.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS2020-PT-pb103, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199300234
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 18M
-rw-r--r-- 1 mcc users 7.2K Feb 26 08:33 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 26 08:33 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 08:31 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 08:31 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 08:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 130K Feb 26 08:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 08:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 26 08:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 18M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-00
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-01
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-02
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-03
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-04
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-05
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-06
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-07
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-08
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-09
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-10
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-11
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-12
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-13
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-14
FORMULA_NAME RERS2020-PT-pb103-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679017987946

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS2020-PT-pb103
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 01:53:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 01:53:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 01:53:10] [INFO ] Load time of PNML (sax parser for PT used): 693 ms
[2023-03-17 01:53:10] [INFO ] Transformed 520 places.
[2023-03-17 01:53:10] [INFO ] Transformed 31658 transitions.
[2023-03-17 01:53:10] [INFO ] Found NUPN structural information;
[2023-03-17 01:53:10] [INFO ] Parsed PT model containing 520 places and 31658 transitions and 125892 arcs in 885 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 32 ms.
Ensure Unique test removed 3229 transitions
Reduce redundant transitions removed 3229 transitions.
Support contains 165 out of 520 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 520/520 places, 28429/28429 transitions.
Ensure Unique test removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 513 transition count 28429
Applied a total of 7 rules in 90 ms. Remains 513 /520 variables (removed 7) and now considering 28429/28429 (removed 0) transitions.
[2023-03-17 01:53:10] [INFO ] Flow matrix only has 18674 transitions (discarded 9755 similar events)
// Phase 1: matrix 18674 rows 513 cols
[2023-03-17 01:53:10] [INFO ] Computed 8 place invariants in 121 ms
[2023-03-17 01:53:11] [INFO ] Implicit Places using invariants in 858 ms returned []
Implicit Place search using SMT only with invariants took 884 ms to find 0 implicit places.
[2023-03-17 01:53:11] [INFO ] Flow matrix only has 18674 transitions (discarded 9755 similar events)
[2023-03-17 01:53:11] [INFO ] Invariant cache hit.
[2023-03-17 01:53:19] [INFO ] Dead Transitions using invariants and state equation in 8028 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 513/520 places, 28429/28429 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9011 ms. Remains : 513/520 places, 28429/28429 transitions.
Support contains 165 out of 513 places after structural reductions.
[2023-03-17 01:53:20] [INFO ] Flatten gal took : 1000 ms
[2023-03-17 01:53:21] [INFO ] Flatten gal took : 891 ms
[2023-03-17 01:53:23] [INFO ] Input system was already deterministic with 28429 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 989 ms. (steps per millisecond=10 ) properties (out of 86) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 85) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 84) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 83) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 82) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=25 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 81) seen :0
Interrupted probabilistic random walk after 28559 steps, run timeout after 3001 ms. (steps per millisecond=9 ) properties seen :{}
Probabilistic random walk after 28559 steps, saw 19813 distinct states, run finished after 3003 ms. (steps per millisecond=9 ) properties seen :0
Running SMT prover for 81 properties.
[2023-03-17 01:53:28] [INFO ] Flow matrix only has 18674 transitions (discarded 9755 similar events)
[2023-03-17 01:53:28] [INFO ] Invariant cache hit.
[2023-03-17 01:53:30] [INFO ] [Real]Absence check using 8 positive place invariants in 12 ms returned sat
[2023-03-17 01:53:30] [INFO ] After 990ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:81
[2023-03-17 01:53:31] [INFO ] [Nat]Absence check using 8 positive place invariants in 5 ms returned sat
[2023-03-17 01:53:55] [INFO ] After 23722ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :78
[2023-03-17 01:53:55] [INFO ] State equation strengthened by 1379 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-17 01:53:55] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-17 01:53:55] [INFO ] After 25238ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:81
Fused 81 Parikh solutions to 59 different solutions.
Parikh walk visited 0 properties in 438 ms.
Support contains 145 out of 513 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Drop transitions removed 1062 transitions
Reduce isomorphic transitions removed 1062 transitions.
Iterating post reduction 0 with 1062 rules applied. Total rules applied 1062 place count 513 transition count 27367
Free-agglomeration rule applied 8 times.
Iterating global reduction 1 with 8 rules applied. Total rules applied 1070 place count 513 transition count 27359
Reduce places removed 8 places and 0 transitions.
Drop transitions removed 1 transitions
Ensure Unique test removed 86 transitions
Reduce isomorphic transitions removed 87 transitions.
Iterating post reduction 1 with 95 rules applied. Total rules applied 1165 place count 505 transition count 27272
Applied a total of 1165 rules in 471 ms. Remains 505 /513 variables (removed 8) and now considering 27272/28429 (removed 1157) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 475 ms. Remains : 505/513 places, 27272/28429 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 638 ms. (steps per millisecond=15 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 78) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 78) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 77) seen :0
Interrupted probabilistic random walk after 28290 steps, run timeout after 3001 ms. (steps per millisecond=9 ) properties seen :{15=1}
Probabilistic random walk after 28290 steps, saw 20384 distinct states, run finished after 3001 ms. (steps per millisecond=9 ) properties seen :1
Running SMT prover for 76 properties.
[2023-03-17 01:54:00] [INFO ] Flow matrix only has 18595 transitions (discarded 8677 similar events)
// Phase 1: matrix 18595 rows 505 cols
[2023-03-17 01:54:00] [INFO ] Computed 8 place invariants in 70 ms
[2023-03-17 01:54:02] [INFO ] [Real]Absence check using 8 positive place invariants in 5 ms returned sat
[2023-03-17 01:54:13] [INFO ] After 11525ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:76
[2023-03-17 01:54:13] [INFO ] [Nat]Absence check using 8 positive place invariants in 5 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-17 01:54:38] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-17 01:54:38] [INFO ] After 25026ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:76
Fused 76 Parikh solutions to 64 different solutions.
Parikh walk visited 0 properties in 244 ms.
Support contains 137 out of 505 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 505/505 places, 27272/27272 transitions.
Applied a total of 0 rules in 110 ms. Remains 505 /505 variables (removed 0) and now considering 27272/27272 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 110 ms. Remains : 505/505 places, 27272/27272 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 448 ms. (steps per millisecond=22 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 76) seen :0
Interrupted probabilistic random walk after 28506 steps, run timeout after 3001 ms. (steps per millisecond=9 ) properties seen :{}
Probabilistic random walk after 28506 steps, saw 20551 distinct states, run finished after 3001 ms. (steps per millisecond=9 ) properties seen :0
Running SMT prover for 76 properties.
[2023-03-17 01:54:42] [INFO ] Flow matrix only has 18595 transitions (discarded 8677 similar events)
[2023-03-17 01:54:42] [INFO ] Invariant cache hit.
[2023-03-17 01:54:43] [INFO ] [Real]Absence check using 8 positive place invariants in 5 ms returned sat
[2023-03-17 01:54:54] [INFO ] After 11910ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:76
[2023-03-17 01:54:55] [INFO ] [Nat]Absence check using 8 positive place invariants in 6 ms returned sat
[2023-03-17 01:55:19] [INFO ] After 23933ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :76
[2023-03-17 01:55:20] [INFO ] State equation strengthened by 1370 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-17 01:55:20] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-17 01:55:20] [INFO ] After 25439ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:76
Fused 76 Parikh solutions to 62 different solutions.
Parikh walk visited 0 properties in 182 ms.
Support contains 137 out of 505 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 505/505 places, 27272/27272 transitions.
Applied a total of 0 rules in 119 ms. Remains 505 /505 variables (removed 0) and now considering 27272/27272 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 120 ms. Remains : 505/505 places, 27272/27272 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 505/505 places, 27272/27272 transitions.
Applied a total of 0 rules in 113 ms. Remains 505 /505 variables (removed 0) and now considering 27272/27272 (removed 0) transitions.
[2023-03-17 01:55:20] [INFO ] Flow matrix only has 18595 transitions (discarded 8677 similar events)
[2023-03-17 01:55:20] [INFO ] Invariant cache hit.
[2023-03-17 01:55:21] [INFO ] Implicit Places using invariants in 695 ms returned []
Implicit Place search using SMT only with invariants took 696 ms to find 0 implicit places.
[2023-03-17 01:55:21] [INFO ] Flow matrix only has 18595 transitions (discarded 8677 similar events)
[2023-03-17 01:55:21] [INFO ] Invariant cache hit.
[2023-03-17 01:55:28] [INFO ] Dead Transitions using invariants and state equation in 7533 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 8346 ms. Remains : 505/505 places, 27272/27272 transitions.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
FORMULA RERS2020-PT-pb103-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 01:55:29] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-17 01:55:29] [INFO ] Flatten gal took : 648 ms
FORMULA RERS2020-PT-pb103-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 01:55:30] [INFO ] Flatten gal took : 708 ms
[2023-03-17 01:55:31] [INFO ] Input system was already deterministic with 28429 transitions.
Support contains 141 out of 513 places (down from 149) after GAL structural reductions.
Computed a total of 121 stabilizing places and 10286 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 31 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:55:32] [INFO ] Flatten gal took : 603 ms
[2023-03-17 01:55:33] [INFO ] Flatten gal took : 658 ms
[2023-03-17 01:55:34] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 30 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:55:35] [INFO ] Flatten gal took : 601 ms
[2023-03-17 01:55:35] [INFO ] Flatten gal took : 684 ms
[2023-03-17 01:55:36] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 10 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 512 transition count 28428
Applied a total of 2 rules in 226 ms. Remains 512 /513 variables (removed 1) and now considering 28428/28429 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 227 ms. Remains : 512/513 places, 28428/28429 transitions.
[2023-03-17 01:55:37] [INFO ] Flatten gal took : 597 ms
[2023-03-17 01:55:38] [INFO ] Flatten gal took : 691 ms
[2023-03-17 01:55:40] [INFO ] Input system was already deterministic with 28428 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 32 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:55:40] [INFO ] Flatten gal took : 596 ms
[2023-03-17 01:55:41] [INFO ] Flatten gal took : 686 ms
[2023-03-17 01:55:42] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 31 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:55:43] [INFO ] Flatten gal took : 598 ms
[2023-03-17 01:55:44] [INFO ] Flatten gal took : 688 ms
[2023-03-17 01:55:45] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 32 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:55:46] [INFO ] Flatten gal took : 596 ms
[2023-03-17 01:55:46] [INFO ] Flatten gal took : 677 ms
[2023-03-17 01:55:48] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 9 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 511 transition count 28427
Applied a total of 2 rules in 179 ms. Remains 511 /513 variables (removed 2) and now considering 28427/28429 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 179 ms. Remains : 511/513 places, 28427/28429 transitions.
[2023-03-17 01:55:48] [INFO ] Flatten gal took : 599 ms
[2023-03-17 01:55:49] [INFO ] Flatten gal took : 691 ms
[2023-03-17 01:55:50] [INFO ] Input system was already deterministic with 28427 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 195 ms. (steps per millisecond=51 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 38017 steps, run timeout after 3001 ms. (steps per millisecond=12 ) properties seen :{}
Probabilistic random walk after 38017 steps, saw 25915 distinct states, run finished after 3002 ms. (steps per millisecond=12 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-17 01:55:54] [INFO ] Flow matrix only has 18672 transitions (discarded 9755 similar events)
// Phase 1: matrix 18672 rows 511 cols
[2023-03-17 01:55:54] [INFO ] Computed 8 place invariants in 66 ms
[2023-03-17 01:55:54] [INFO ] After 113ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-17 01:55:54] [INFO ] [Nat]Absence check using 8 positive place invariants in 4 ms returned sat
[2023-03-17 01:55:57] [INFO ] After 3409ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-17 01:55:57] [INFO ] State equation strengthened by 1379 read => feed constraints.
[2023-03-17 01:56:03] [INFO ] After 5396ms SMT Verify possible using 1379 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-17 01:56:05] [INFO ] Deduced a trap composed of 49 places in 1476 ms of which 11 ms to minimize.
[2023-03-17 01:56:07] [INFO ] Deduced a trap composed of 101 places in 1575 ms of which 1 ms to minimize.
[2023-03-17 01:56:09] [INFO ] Deduced a trap composed of 154 places in 1410 ms of which 1 ms to minimize.
[2023-03-17 01:56:11] [INFO ] Deduced a trap composed of 21 places in 1391 ms of which 4 ms to minimize.
[2023-03-17 01:56:11] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 4 trap constraints in 7254 ms
[2023-03-17 01:56:11] [INFO ] After 13557ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :0
[2023-03-17 01:56:11] [INFO ] After 17172ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :0
FORMULA RERS2020-PT-pb103-CTLFireability-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 33 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:56:12] [INFO ] Flatten gal took : 601 ms
[2023-03-17 01:56:12] [INFO ] Flatten gal took : 680 ms
[2023-03-17 01:56:14] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 10 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 511 transition count 28427
Applied a total of 2 rules in 170 ms. Remains 511 /513 variables (removed 2) and now considering 28427/28429 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 171 ms. Remains : 511/513 places, 28427/28429 transitions.
[2023-03-17 01:56:14] [INFO ] Flatten gal took : 602 ms
[2023-03-17 01:56:15] [INFO ] Flatten gal took : 672 ms
[2023-03-17 01:56:16] [INFO ] Input system was already deterministic with 28427 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 10 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 511 transition count 28427
Applied a total of 2 rules in 164 ms. Remains 511 /513 variables (removed 2) and now considering 28427/28429 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 164 ms. Remains : 511/513 places, 28427/28429 transitions.
[2023-03-17 01:56:17] [INFO ] Flatten gal took : 599 ms
[2023-03-17 01:56:18] [INFO ] Flatten gal took : 684 ms
[2023-03-17 01:56:19] [INFO ] Input system was already deterministic with 28427 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 31 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:56:20] [INFO ] Flatten gal took : 628 ms
[2023-03-17 01:56:20] [INFO ] Flatten gal took : 651 ms
[2023-03-17 01:56:22] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 31 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:56:22] [INFO ] Flatten gal took : 595 ms
[2023-03-17 01:56:23] [INFO ] Flatten gal took : 674 ms
[2023-03-17 01:56:24] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 100 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 100 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:56:25] [INFO ] Flatten gal took : 624 ms
[2023-03-17 01:56:26] [INFO ] Flatten gal took : 665 ms
[2023-03-17 01:56:27] [INFO ] Input system was already deterministic with 28429 transitions.
Starting structural reductions in LTL mode, iteration 0 : 513/513 places, 28429/28429 transitions.
Applied a total of 0 rules in 30 ms. Remains 513 /513 variables (removed 0) and now considering 28429/28429 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 513/513 places, 28429/28429 transitions.
[2023-03-17 01:56:28] [INFO ] Flatten gal took : 593 ms
[2023-03-17 01:56:28] [INFO ] Flatten gal took : 679 ms
[2023-03-17 01:56:30] [INFO ] Input system was already deterministic with 28429 transitions.
[2023-03-17 01:56:30] [INFO ] Flatten gal took : 653 ms
[2023-03-17 01:56:31] [INFO ] Flatten gal took : 671 ms
[2023-03-17 01:56:31] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-17 01:56:31] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 513 places, 28429 transitions and 113003 arcs took 82 ms.
Total runtime 202278 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS2020-PT-pb103
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA RERS2020-PT-pb103-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS2020-PT-pb103-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679018950958

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 33 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 38 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 4.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 43 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 48 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 53 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 4.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 58 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 63 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 68 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 73 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 19.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 78 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 83 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 88 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 93 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 98 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 22.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 5.000000 secs.
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb103-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 7.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 25 (type EXCL) for 24 RERS2020-PT-pb103-CTLFireability-11
lola: time limit : 268 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 25 (type EXCL) for RERS2020-PT-pb103-CTLFireability-11
lola: result : false
lola: markings : 53
lola: fired transitions : 54
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 RERS2020-PT-pb103-CTLFireability-14
lola: time limit : 290 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for RERS2020-PT-pb103-CTLFireability-14
lola: result : true
lola: markings : 54
lola: fired transitions : 216
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 37 (type EXCL) for 36 RERS2020-PT-pb103-CTLFireability-15
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 1 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 2/316 1/32 RERS2020-PT-pb103-CTLFireability-15 228 m, 45 m/sec, 1368 t fired, .

Time elapsed: 118 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 8/316 1/32 RERS2020-PT-pb103-CTLFireability-15 714 m, 97 m/sec, 4431 t fired, .

Time elapsed: 124 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 1 0 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 13/316 1/32 RERS2020-PT-pb103-CTLFireability-15 786 m, 14 m/sec, 4897 t fired, .

Time elapsed: 129 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 18/316 1/32 RERS2020-PT-pb103-CTLFireability-15 1352 m, 113 m/sec, 8455 t fired, .

Time elapsed: 134 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 23/316 1/32 RERS2020-PT-pb103-CTLFireability-15 2026 m, 134 m/sec, 12760 t fired, .

Time elapsed: 139 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 28/316 1/32 RERS2020-PT-pb103-CTLFireability-15 2667 m, 128 m/sec, 16948 t fired, .

Time elapsed: 144 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 33/316 1/32 RERS2020-PT-pb103-CTLFireability-15 3372 m, 141 m/sec, 21420 t fired, .

Time elapsed: 149 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 38/316 1/32 RERS2020-PT-pb103-CTLFireability-15 3986 m, 122 m/sec, 25365 t fired, .

Time elapsed: 154 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 43/316 1/32 RERS2020-PT-pb103-CTLFireability-15 4650 m, 132 m/sec, 29650 t fired, .

Time elapsed: 159 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 48/316 1/32 RERS2020-PT-pb103-CTLFireability-15 5333 m, 136 m/sec, 33993 t fired, .

Time elapsed: 164 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 53/316 1/32 RERS2020-PT-pb103-CTLFireability-15 6036 m, 140 m/sec, 38512 t fired, .

Time elapsed: 169 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 58/316 1/32 RERS2020-PT-pb103-CTLFireability-15 6707 m, 134 m/sec, 42864 t fired, .

Time elapsed: 174 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 63/316 1/32 RERS2020-PT-pb103-CTLFireability-15 7345 m, 127 m/sec, 47003 t fired, .

Time elapsed: 179 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 68/316 1/32 RERS2020-PT-pb103-CTLFireability-15 8000 m, 131 m/sec, 51162 t fired, .

Time elapsed: 184 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 73/316 1/32 RERS2020-PT-pb103-CTLFireability-15 8665 m, 133 m/sec, 55483 t fired, .

Time elapsed: 189 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 78/316 1/32 RERS2020-PT-pb103-CTLFireability-15 9291 m, 125 m/sec, 59536 t fired, .

Time elapsed: 194 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 83/316 1/32 RERS2020-PT-pb103-CTLFireability-15 9847 m, 111 m/sec, 63225 t fired, .

Time elapsed: 199 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 88/316 1/32 RERS2020-PT-pb103-CTLFireability-15 10525 m, 135 m/sec, 67629 t fired, .

Time elapsed: 204 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 93/316 1/32 RERS2020-PT-pb103-CTLFireability-15 11146 m, 124 m/sec, 71778 t fired, .

Time elapsed: 209 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 98/316 1/32 RERS2020-PT-pb103-CTLFireability-15 11790 m, 128 m/sec, 75940 t fired, .

Time elapsed: 214 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 103/316 1/32 RERS2020-PT-pb103-CTLFireability-15 12393 m, 120 m/sec, 79894 t fired, .

Time elapsed: 219 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 108/316 1/32 RERS2020-PT-pb103-CTLFireability-15 12982 m, 117 m/sec, 83789 t fired, .

Time elapsed: 224 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 113/316 1/32 RERS2020-PT-pb103-CTLFireability-15 13501 m, 103 m/sec, 87138 t fired, .

Time elapsed: 229 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 118/316 1/32 RERS2020-PT-pb103-CTLFireability-15 14094 m, 118 m/sec, 91055 t fired, .

Time elapsed: 234 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 123/316 1/32 RERS2020-PT-pb103-CTLFireability-15 14729 m, 127 m/sec, 95224 t fired, .

Time elapsed: 239 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 128/316 1/32 RERS2020-PT-pb103-CTLFireability-15 15261 m, 106 m/sec, 98702 t fired, .

Time elapsed: 244 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 133/316 1/32 RERS2020-PT-pb103-CTLFireability-15 15867 m, 121 m/sec, 102740 t fired, .

Time elapsed: 249 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 138/316 1/32 RERS2020-PT-pb103-CTLFireability-15 16408 m, 108 m/sec, 106265 t fired, .

Time elapsed: 254 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 143/316 1/32 RERS2020-PT-pb103-CTLFireability-15 16958 m, 110 m/sec, 109853 t fired, .

Time elapsed: 259 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 148/316 1/32 RERS2020-PT-pb103-CTLFireability-15 17475 m, 103 m/sec, 113229 t fired, .

Time elapsed: 264 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 153/316 1/32 RERS2020-PT-pb103-CTLFireability-15 18143 m, 133 m/sec, 117708 t fired, .

Time elapsed: 269 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 158/316 1/32 RERS2020-PT-pb103-CTLFireability-15 18706 m, 112 m/sec, 121475 t fired, .

Time elapsed: 274 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 163/316 1/32 RERS2020-PT-pb103-CTLFireability-15 19361 m, 131 m/sec, 125753 t fired, .

Time elapsed: 279 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 168/316 1/32 RERS2020-PT-pb103-CTLFireability-15 19909 m, 109 m/sec, 129358 t fired, .

Time elapsed: 284 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 173/316 1/32 RERS2020-PT-pb103-CTLFireability-15 20474 m, 113 m/sec, 133006 t fired, .

Time elapsed: 289 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 178/316 1/32 RERS2020-PT-pb103-CTLFireability-15 21121 m, 129 m/sec, 137343 t fired, .

Time elapsed: 294 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 183/316 1/32 RERS2020-PT-pb103-CTLFireability-15 21780 m, 131 m/sec, 141693 t fired, .

Time elapsed: 299 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 188/316 1/32 RERS2020-PT-pb103-CTLFireability-15 22369 m, 117 m/sec, 145576 t fired, .

Time elapsed: 304 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 193/316 1/32 RERS2020-PT-pb103-CTLFireability-15 22895 m, 105 m/sec, 149032 t fired, .

Time elapsed: 309 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 198/316 1/32 RERS2020-PT-pb103-CTLFireability-15 23508 m, 122 m/sec, 153122 t fired, .

Time elapsed: 314 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 203/316 1/32 RERS2020-PT-pb103-CTLFireability-15 23993 m, 97 m/sec, 156357 t fired, .

Time elapsed: 319 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 208/316 1/32 RERS2020-PT-pb103-CTLFireability-15 24616 m, 124 m/sec, 160523 t fired, .

Time elapsed: 324 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 213/316 1/32 RERS2020-PT-pb103-CTLFireability-15 25202 m, 117 m/sec, 164429 t fired, .

Time elapsed: 329 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 218/316 1/32 RERS2020-PT-pb103-CTLFireability-15 25763 m, 112 m/sec, 168140 t fired, .

Time elapsed: 334 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 223/316 1/32 RERS2020-PT-pb103-CTLFireability-15 26326 m, 112 m/sec, 171924 t fired, .

Time elapsed: 339 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 228/316 1/32 RERS2020-PT-pb103-CTLFireability-15 26889 m, 112 m/sec, 175709 t fired, .

Time elapsed: 344 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 233/316 1/32 RERS2020-PT-pb103-CTLFireability-15 27417 m, 105 m/sec, 179251 t fired, .

Time elapsed: 349 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 238/316 1/32 RERS2020-PT-pb103-CTLFireability-15 27953 m, 107 m/sec, 182802 t fired, .

Time elapsed: 354 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 243/316 1/32 RERS2020-PT-pb103-CTLFireability-15 28465 m, 102 m/sec, 186182 t fired, .

Time elapsed: 359 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 248/316 1/32 RERS2020-PT-pb103-CTLFireability-15 29011 m, 109 m/sec, 189895 t fired, .

Time elapsed: 364 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 253/316 1/32 RERS2020-PT-pb103-CTLFireability-15 29533 m, 104 m/sec, 193377 t fired, .

Time elapsed: 369 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 258/316 1/32 RERS2020-PT-pb103-CTLFireability-15 30131 m, 119 m/sec, 197323 t fired, .

Time elapsed: 374 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 263/316 1/32 RERS2020-PT-pb103-CTLFireability-15 30632 m, 100 m/sec, 200663 t fired, .

Time elapsed: 379 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 268/316 1/32 RERS2020-PT-pb103-CTLFireability-15 31161 m, 105 m/sec, 204198 t fired, .

Time elapsed: 384 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 273/316 1/32 RERS2020-PT-pb103-CTLFireability-15 31709 m, 109 m/sec, 207936 t fired, .

Time elapsed: 389 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 278/316 1/32 RERS2020-PT-pb103-CTLFireability-15 32286 m, 115 m/sec, 211742 t fired, .

Time elapsed: 394 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 283/316 1/32 RERS2020-PT-pb103-CTLFireability-15 32863 m, 115 m/sec, 215533 t fired, .

Time elapsed: 399 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 288/316 1/32 RERS2020-PT-pb103-CTLFireability-15 33429 m, 113 m/sec, 219365 t fired, .

Time elapsed: 404 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 293/316 1/32 RERS2020-PT-pb103-CTLFireability-15 34070 m, 128 m/sec, 223578 t fired, .

Time elapsed: 409 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 298/316 1/32 RERS2020-PT-pb103-CTLFireability-15 34641 m, 114 m/sec, 227385 t fired, .

Time elapsed: 414 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 303/316 1/32 RERS2020-PT-pb103-CTLFireability-15 35258 m, 123 m/sec, 231610 t fired, .

Time elapsed: 419 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 308/316 1/32 RERS2020-PT-pb103-CTLFireability-15 35789 m, 106 m/sec, 235035 t fired, .

Time elapsed: 424 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 313/316 1/32 RERS2020-PT-pb103-CTLFireability-15 36307 m, 103 m/sec, 238440 t fired, .

Time elapsed: 429 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 37 (type EXCL) for RERS2020-PT-pb103-CTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 434 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 31 (type EXCL) for 30 RERS2020-PT-pb103-CTLFireability-13
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 37 (type EXCL) for 36 RERS2020-PT-pb103-CTLFireability-15
lola: time limit : 3166 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/316 1/32 RERS2020-PT-pb103-CTLFireability-13 15166 m, 3033 m/sec, 22488 t fired, .
37 CTL EXCL 1/3166 1/5 RERS2020-PT-pb103-CTLFireability-15 123 m, -7236 m/sec, 725 t fired, .

Time elapsed: 439 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/316 2/32 RERS2020-PT-pb103-CTLFireability-13 148473 m, 26661 m/sec, 271789 t fired, .
37 CTL EXCL 6/287 1/5 RERS2020-PT-pb103-CTLFireability-15 761 m, 127 m/sec, 4731 t fired, .

Time elapsed: 444 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/316 3/32 RERS2020-PT-pb103-CTLFireability-13 276197 m, 25544 m/sec, 557277 t fired, .
37 CTL EXCL 11/287 1/5 RERS2020-PT-pb103-CTLFireability-15 1373 m, 122 m/sec, 8615 t fired, .

Time elapsed: 449 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/316 3/32 RERS2020-PT-pb103-CTLFireability-13 401100 m, 24980 m/sec, 865937 t fired, .
37 CTL EXCL 16/287 1/5 RERS2020-PT-pb103-CTLFireability-15 2077 m, 140 m/sec, 13105 t fired, .

Time elapsed: 454 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/316 4/32 RERS2020-PT-pb103-CTLFireability-13 525224 m, 24824 m/sec, 1199815 t fired, .
37 CTL EXCL 21/287 1/5 RERS2020-PT-pb103-CTLFireability-15 2724 m, 129 m/sec, 17323 t fired, .

Time elapsed: 459 secs. Pages in use: 5
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/316 5/32 RERS2020-PT-pb103-CTLFireability-13 644500 m, 23855 m/sec, 1551261 t fired, .
37 CTL EXCL 26/287 1/5 RERS2020-PT-pb103-CTLFireability-15 3408 m, 136 m/sec, 21669 t fired, .

Time elapsed: 464 secs. Pages in use: 6
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/316 6/32 RERS2020-PT-pb103-CTLFireability-13 759492 m, 22998 m/sec, 1917543 t fired, .
37 CTL EXCL 31/287 1/5 RERS2020-PT-pb103-CTLFireability-15 4028 m, 124 m/sec, 25650 t fired, .

Time elapsed: 469 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/316 6/32 RERS2020-PT-pb103-CTLFireability-13 870533 m, 22208 m/sec, 2296674 t fired, .
37 CTL EXCL 36/287 1/5 RERS2020-PT-pb103-CTLFireability-15 4682 m, 130 m/sec, 29864 t fired, .

Time elapsed: 474 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/316 7/32 RERS2020-PT-pb103-CTLFireability-13 977234 m, 21340 m/sec, 2689855 t fired, .
37 CTL EXCL 41/287 1/5 RERS2020-PT-pb103-CTLFireability-15 5396 m, 142 m/sec, 34417 t fired, .

Time elapsed: 479 secs. Pages in use: 8
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 50/316 8/32 RERS2020-PT-pb103-CTLFireability-13 1082697 m, 21092 m/sec, 3101510 t fired, .
37 CTL EXCL 46/287 1/5 RERS2020-PT-pb103-CTLFireability-15 6099 m, 140 m/sec, 38934 t fired, .

Time elapsed: 484 secs. Pages in use: 9
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 55/316 9/32 RERS2020-PT-pb103-CTLFireability-13 1185419 m, 20544 m/sec, 3524958 t fired, .
37 CTL EXCL 51/287 1/5 RERS2020-PT-pb103-CTLFireability-15 6767 m, 133 m/sec, 43262 t fired, .

Time elapsed: 489 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 60/316 9/32 RERS2020-PT-pb103-CTLFireability-13 1284442 m, 19804 m/sec, 3961268 t fired, .
37 CTL EXCL 56/287 1/5 RERS2020-PT-pb103-CTLFireability-15 7399 m, 126 m/sec, 47327 t fired, .

Time elapsed: 494 secs. Pages in use: 10
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 65/316 10/32 RERS2020-PT-pb103-CTLFireability-13 1381282 m, 19368 m/sec, 4414963 t fired, .
37 CTL EXCL 61/287 1/5 RERS2020-PT-pb103-CTLFireability-15 8066 m, 133 m/sec, 51579 t fired, .

Time elapsed: 499 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 70/316 10/32 RERS2020-PT-pb103-CTLFireability-13 1474706 m, 18684 m/sec, 4868344 t fired, .
37 CTL EXCL 66/287 1/5 RERS2020-PT-pb103-CTLFireability-15 8704 m, 127 m/sec, 55734 t fired, .

Time elapsed: 504 secs. Pages in use: 11
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 75/316 11/32 RERS2020-PT-pb103-CTLFireability-13 1566210 m, 18300 m/sec, 5330617 t fired, .
37 CTL EXCL 71/287 1/5 RERS2020-PT-pb103-CTLFireability-15 9342 m, 127 m/sec, 59870 t fired, .

Time elapsed: 509 secs. Pages in use: 12
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 80/316 11/32 RERS2020-PT-pb103-CTLFireability-13 1655786 m, 17915 m/sec, 5810045 t fired, .
37 CTL EXCL 76/287 1/5 RERS2020-PT-pb103-CTLFireability-15 9910 m, 113 m/sec, 63639 t fired, .

Time elapsed: 514 secs. Pages in use: 12
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 85/316 12/32 RERS2020-PT-pb103-CTLFireability-13 1744372 m, 17717 m/sec, 6297468 t fired, .
37 CTL EXCL 81/287 1/5 RERS2020-PT-pb103-CTLFireability-15 10580 m, 134 m/sec, 68002 t fired, .

Time elapsed: 519 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 90/316 13/32 RERS2020-PT-pb103-CTLFireability-13 1832015 m, 17528 m/sec, 6774846 t fired, .
37 CTL EXCL 86/287 1/5 RERS2020-PT-pb103-CTLFireability-15 11193 m, 122 m/sec, 72079 t fired, .

Time elapsed: 524 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 95/316 13/32 RERS2020-PT-pb103-CTLFireability-13 1917077 m, 17012 m/sec, 7270845 t fired, .
37 CTL EXCL 91/287 1/5 RERS2020-PT-pb103-CTLFireability-15 11839 m, 129 m/sec, 76260 t fired, .

Time elapsed: 529 secs. Pages in use: 14
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 100/316 14/32 RERS2020-PT-pb103-CTLFireability-13 2001559 m, 16896 m/sec, 7766438 t fired, .
37 CTL EXCL 96/287 1/5 RERS2020-PT-pb103-CTLFireability-15 12416 m, 115 m/sec, 80041 t fired, .

Time elapsed: 534 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 105/316 14/32 RERS2020-PT-pb103-CTLFireability-13 2083507 m, 16389 m/sec, 8274023 t fired, .
37 CTL EXCL 101/287 1/5 RERS2020-PT-pb103-CTLFireability-15 12995 m, 115 m/sec, 83867 t fired, .

Time elapsed: 539 secs. Pages in use: 15
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 110/316 15/32 RERS2020-PT-pb103-CTLFireability-13 2166022 m, 16503 m/sec, 8804513 t fired, .
37 CTL EXCL 106/287 1/5 RERS2020-PT-pb103-CTLFireability-15 13515 m, 104 m/sec, 87229 t fired, .

Time elapsed: 544 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 115/316 15/32 RERS2020-PT-pb103-CTLFireability-13 2245411 m, 15877 m/sec, 9332211 t fired, .
37 CTL EXCL 111/287 1/5 RERS2020-PT-pb103-CTLFireability-15 14094 m, 115 m/sec, 91047 t fired, .

Time elapsed: 549 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 120/316 15/32 RERS2020-PT-pb103-CTLFireability-13 2323587 m, 15635 m/sec, 9868711 t fired, .
37 CTL EXCL 116/287 1/5 RERS2020-PT-pb103-CTLFireability-15 14706 m, 122 m/sec, 95045 t fired, .

Time elapsed: 554 secs. Pages in use: 16
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 125/316 16/32 RERS2020-PT-pb103-CTLFireability-13 2400331 m, 15348 m/sec, 10439997 t fired, .
37 CTL EXCL 121/287 1/5 RERS2020-PT-pb103-CTLFireability-15 15254 m, 109 m/sec, 98659 t fired, .

Time elapsed: 559 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 130/316 16/32 RERS2020-PT-pb103-CTLFireability-13 2477707 m, 15475 m/sec, 11032061 t fired, .
37 CTL EXCL 126/287 1/5 RERS2020-PT-pb103-CTLFireability-15 15860 m, 121 m/sec, 102694 t fired, .

Time elapsed: 564 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 135/316 17/32 RERS2020-PT-pb103-CTLFireability-13 2552628 m, 14984 m/sec, 11646812 t fired, .
37 CTL EXCL 131/287 1/5 RERS2020-PT-pb103-CTLFireability-15 16404 m, 108 m/sec, 106234 t fired, .

Time elapsed: 569 secs. Pages in use: 18
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 140/316 17/32 RERS2020-PT-pb103-CTLFireability-13 2623200 m, 14114 m/sec, 12289446 t fired, .
37 CTL EXCL 136/287 1/5 RERS2020-PT-pb103-CTLFireability-15 16958 m, 110 m/sec, 109849 t fired, .

Time elapsed: 574 secs. Pages in use: 18
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 145/316 18/32 RERS2020-PT-pb103-CTLFireability-13 2689012 m, 13162 m/sec, 12953801 t fired, .
37 CTL EXCL 141/287 1/5 RERS2020-PT-pb103-CTLFireability-15 17451 m, 98 m/sec, 113075 t fired, .

Time elapsed: 579 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 150/316 18/32 RERS2020-PT-pb103-CTLFireability-13 2755155 m, 13228 m/sec, 13627433 t fired, .
37 CTL EXCL 146/287 1/5 RERS2020-PT-pb103-CTLFireability-15 18099 m, 129 m/sec, 117406 t fired, .

Time elapsed: 584 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 155/316 18/32 RERS2020-PT-pb103-CTLFireability-13 2823299 m, 13628 m/sec, 14299201 t fired, .
37 CTL EXCL 151/287 1/5 RERS2020-PT-pb103-CTLFireability-15 18676 m, 115 m/sec, 121269 t fired, .

Time elapsed: 589 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 160/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2889792 m, 13298 m/sec, 14966690 t fired, .
37 CTL EXCL 156/287 1/5 RERS2020-PT-pb103-CTLFireability-15 19301 m, 125 m/sec, 125372 t fired, .

Time elapsed: 594 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 165/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2952228 m, 12487 m/sec, 15691184 t fired, .
37 CTL EXCL 161/287 1/5 RERS2020-PT-pb103-CTLFireability-15 19872 m, 114 m/sec, 129107 t fired, .

Time elapsed: 599 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 170/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2971717 m, 3897 m/sec, 16551653 t fired, .
37 CTL EXCL 166/287 1/5 RERS2020-PT-pb103-CTLFireability-15 20404 m, 106 m/sec, 132578 t fired, .

Time elapsed: 604 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 175/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2975427 m, 742 m/sec, 17462217 t fired, .
37 CTL EXCL 171/287 1/5 RERS2020-PT-pb103-CTLFireability-15 21066 m, 132 m/sec, 136962 t fired, .

Time elapsed: 609 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 180/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2977896 m, 493 m/sec, 18365002 t fired, .
37 CTL EXCL 176/287 1/5 RERS2020-PT-pb103-CTLFireability-15 21729 m, 132 m/sec, 141351 t fired, .

Time elapsed: 614 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 185/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2980000 m, 420 m/sec, 19222245 t fired, .
37 CTL EXCL 181/287 1/5 RERS2020-PT-pb103-CTLFireability-15 22334 m, 121 m/sec, 145331 t fired, .

Time elapsed: 619 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 190/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2981240 m, 248 m/sec, 20093644 t fired, .
37 CTL EXCL 186/287 1/5 RERS2020-PT-pb103-CTLFireability-15 22829 m, 99 m/sec, 148589 t fired, .

Time elapsed: 624 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 195/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2982149 m, 181 m/sec, 20964240 t fired, .
37 CTL EXCL 191/287 1/5 RERS2020-PT-pb103-CTLFireability-15 23412 m, 116 m/sec, 152512 t fired, .

Time elapsed: 629 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 200/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2982889 m, 148 m/sec, 21854869 t fired, .
37 CTL EXCL 196/287 1/5 RERS2020-PT-pb103-CTLFireability-15 23914 m, 100 m/sec, 155815 t fired, .

Time elapsed: 634 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 205/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2983576 m, 137 m/sec, 22789506 t fired, .
37 CTL EXCL 201/287 1/5 RERS2020-PT-pb103-CTLFireability-15 24547 m, 126 m/sec, 160052 t fired, .

Time elapsed: 639 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 210/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2984126 m, 110 m/sec, 23715549 t fired, .
37 CTL EXCL 206/287 1/5 RERS2020-PT-pb103-CTLFireability-15 25148 m, 120 m/sec, 164062 t fired, .

Time elapsed: 644 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 215/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2984552 m, 85 m/sec, 24594718 t fired, .
37 CTL EXCL 211/287 1/5 RERS2020-PT-pb103-CTLFireability-15 25689 m, 108 m/sec, 167652 t fired, .

Time elapsed: 649 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 220/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2985002 m, 90 m/sec, 25513185 t fired, .
37 CTL EXCL 216/287 1/5 RERS2020-PT-pb103-CTLFireability-15 26251 m, 112 m/sec, 171433 t fired, .

Time elapsed: 654 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 225/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2985195 m, 38 m/sec, 26461373 t fired, .
37 CTL EXCL 221/287 1/5 RERS2020-PT-pb103-CTLFireability-15 26841 m, 118 m/sec, 175385 t fired, .

Time elapsed: 659 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 230/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2985504 m, 61 m/sec, 27433668 t fired, .
37 CTL EXCL 226/287 1/5 RERS2020-PT-pb103-CTLFireability-15 27365 m, 104 m/sec, 178901 t fired, .

Time elapsed: 664 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 235/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2985794 m, 58 m/sec, 28391360 t fired, .
37 CTL EXCL 231/287 1/5 RERS2020-PT-pb103-CTLFireability-15 27898 m, 106 m/sec, 182412 t fired, .

Time elapsed: 669 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 240/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2985917 m, 24 m/sec, 29347840 t fired, .
37 CTL EXCL 236/287 1/5 RERS2020-PT-pb103-CTLFireability-15 28429 m, 106 m/sec, 185931 t fired, .

Time elapsed: 674 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 245/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2985993 m, 15 m/sec, 30287447 t fired, .
37 CTL EXCL 241/287 1/5 RERS2020-PT-pb103-CTLFireability-15 28937 m, 101 m/sec, 189408 t fired, .

Time elapsed: 679 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 250/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2986031 m, 7 m/sec, 31237700 t fired, .
37 CTL EXCL 246/287 1/5 RERS2020-PT-pb103-CTLFireability-15 29470 m, 106 m/sec, 192941 t fired, .

Time elapsed: 684 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 255/316 19/32 RERS2020-PT-pb103-CTLFireability-13 2986035 m, 0 m/sec, 32147911 t fired, .
37 CTL EXCL 251/287 1/5 RERS2020-PT-pb103-CTLFireability-15 30014 m, 108 m/sec, 196558 t fired, .

Time elapsed: 689 secs. Pages in use: 20
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 260/316 20/32 RERS2020-PT-pb103-CTLFireability-13 3049400 m, 12673 m/sec, 32878777 t fired, .
37 CTL EXCL 256/287 1/5 RERS2020-PT-pb103-CTLFireability-15 30581 m, 113 m/sec, 200307 t fired, .

Time elapsed: 694 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 265/316 20/32 RERS2020-PT-pb103-CTLFireability-13 3131529 m, 16425 m/sec, 33588822 t fired, .
37 CTL EXCL 261/287 1/5 RERS2020-PT-pb103-CTLFireability-15 31082 m, 100 m/sec, 203675 t fired, .

Time elapsed: 699 secs. Pages in use: 21
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 270/316 21/32 RERS2020-PT-pb103-CTLFireability-13 3209986 m, 15691 m/sec, 34329148 t fired, .
37 CTL EXCL 266/287 1/5 RERS2020-PT-pb103-CTLFireability-15 31605 m, 104 m/sec, 207236 t fired, .

Time elapsed: 704 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 275/316 21/32 RERS2020-PT-pb103-CTLFireability-13 3286076 m, 15218 m/sec, 35066387 t fired, .
37 CTL EXCL 271/287 1/5 RERS2020-PT-pb103-CTLFireability-15 32162 m, 111 m/sec, 210944 t fired, .

Time elapsed: 709 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 280/316 22/32 RERS2020-PT-pb103-CTLFireability-13 3361729 m, 15130 m/sec, 35834649 t fired, .
37 CTL EXCL 276/287 1/5 RERS2020-PT-pb103-CTLFireability-15 32760 m, 119 m/sec, 214870 t fired, .

Time elapsed: 714 secs. Pages in use: 23
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 285/316 22/32 RERS2020-PT-pb103-CTLFireability-13 3435371 m, 14728 m/sec, 36592106 t fired, .
37 CTL EXCL 281/287 1/5 RERS2020-PT-pb103-CTLFireability-15 33362 m, 120 m/sec, 218906 t fired, .

Time elapsed: 719 secs. Pages in use: 23
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 290/316 23/32 RERS2020-PT-pb103-CTLFireability-13 3511200 m, 15165 m/sec, 37329905 t fired, .
37 CTL EXCL 286/287 1/5 RERS2020-PT-pb103-CTLFireability-15 33932 m, 114 m/sec, 222659 t fired, .

Time elapsed: 724 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 13
lola: CANCELED task # 37 (type EXCL) for RERS2020-PT-pb103-CTLFireability-15 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 0 0 1 1 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 295/316 23/32 RERS2020-PT-pb103-CTLFireability-13 3582905 m, 14341 m/sec, 38072572 t fired, .

Time elapsed: 729 secs. Pages in use: 24
# running tasks: 2 of 4 Visible: 13
lola: LAUNCH task # 37 (type EXCL) for 36 RERS2020-PT-pb103-CTLFireability-15
lola: time limit : 2871 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 300/316 23/32 RERS2020-PT-pb103-CTLFireability-13 3618807 m, 7180 m/sec, 38439375 t fired, .
37 CTL EXCL 1/2871 1/5 RERS2020-PT-pb103-CTLFireability-15 159 m, -6754 m/sec, 964 t fired, .

Time elapsed: 734 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 305/316 24/32 RERS2020-PT-pb103-CTLFireability-13 3718089 m, 19856 m/sec, 38631408 t fired, .
37 CTL EXCL 6/260 1/5 RERS2020-PT-pb103-CTLFireability-15 795 m, 127 m/sec, 4955 t fired, .

Time elapsed: 739 secs. Pages in use: 27
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 310/316 25/32 RERS2020-PT-pb103-CTLFireability-13 3850025 m, 26387 m/sec, 38928106 t fired, .
37 CTL EXCL 11/260 1/5 RERS2020-PT-pb103-CTLFireability-15 1424 m, 125 m/sec, 8949 t fired, .

Time elapsed: 744 secs. Pages in use: 28
# running tasks: 2 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 315/316 26/32 RERS2020-PT-pb103-CTLFireability-13 3977238 m, 25442 m/sec, 39240244 t fired, .
37 CTL EXCL 16/260 1/5 RERS2020-PT-pb103-CTLFireability-15 2089 m, 133 m/sec, 13191 t fired, .

Time elapsed: 749 secs. Pages in use: 29
# running tasks: 2 of 4 Visible: 13
lola: CANCELED task # 31 (type EXCL) for RERS2020-PT-pb103-CTLFireability-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb103-CTLFireability-11: CTL false CTL model checker
RERS2020-PT-pb103-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb103-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RERS2020-PT-pb103-CTLFireability-13: CTL 0 0 0 0 1 1 0 0
RERS2020-PT-pb103-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 21/260 1/5 RERS2020-PT-pb103-CTLFireability-15 2662 m, 114 m/sec, 16908 t fired, .

Time elapsed: 754 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 13
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 532 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS2020-PT-pb103"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS2020-PT-pb103, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199300234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS2020-PT-pb103.tgz
mv RERS2020-PT-pb103 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;