About the Execution of LoLa+red for RERS2020-PT-pb101
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16215.119 | 3400286.00 | 4662541.00 | 8935.90 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199300218.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS2020-PT-pb101, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199300218
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 84M
-rw-r--r-- 1 mcc users 6.8K Feb 26 08:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 26 08:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 08:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 26 08:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 08:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 76K Feb 26 08:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Feb 26 08:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 08:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 83M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-00
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-01
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-02
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-03
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-04
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-05
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-06
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-07
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-08
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-09
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-10
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-11
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-12
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-13
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-14
FORMULA_NAME RERS2020-PT-pb101-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679011376452
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS2020-PT-pb101
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 00:02:58] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 00:02:58] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 00:03:00] [INFO ] Load time of PNML (sax parser for PT used): 2400 ms
[2023-03-17 00:03:00] [INFO ] Transformed 906 places.
[2023-03-17 00:03:01] [INFO ] Transformed 149363 transitions.
[2023-03-17 00:03:01] [INFO ] Found NUPN structural information;
[2023-03-17 00:03:01] [INFO ] Parsed PT model containing 906 places and 149363 transitions and 595952 arcs in 3004 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 33 ms.
Ensure Unique test removed 2798 transitions
Reduce redundant transitions removed 2798 transitions.
Support contains 133 out of 906 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 906/906 places, 146565/146565 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 902 transition count 146565
Applied a total of 4 rules in 527 ms. Remains 902 /906 variables (removed 4) and now considering 146565/146565 (removed 0) transitions.
[2023-03-17 00:03:02] [INFO ] Flow matrix only has 113363 transitions (discarded 33202 similar events)
// Phase 1: matrix 113363 rows 902 cols
[2023-03-17 00:03:03] [INFO ] Computed 5 place invariants in 601 ms
[2023-03-17 00:03:10] [INFO ] Implicit Places using invariants in 7810 ms returned []
Implicit Place search using SMT only with invariants took 7835 ms to find 0 implicit places.
[2023-03-17 00:03:10] [INFO ] Flow matrix only has 113363 transitions (discarded 33202 similar events)
[2023-03-17 00:03:10] [INFO ] Invariant cache hit.
[2023-03-17 00:03:40] [INFO ] Performed 89945/146565 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-17 00:03:59] [INFO ] Dead Transitions using invariants and state equation in 48848 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 902/906 places, 146565/146565 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57233 ms. Remains : 902/906 places, 146565/146565 transitions.
Support contains 133 out of 902 places after structural reductions.
[2023-03-17 00:04:04] [INFO ] Flatten gal took : 4055 ms
[2023-03-17 00:04:08] [INFO ] Flatten gal took : 4097 ms
[2023-03-17 00:04:15] [INFO ] Input system was already deterministic with 146565 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1240 ms. (steps per millisecond=8 ) properties (out of 65) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=23 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=23 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 64) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=25 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 63) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=24 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=27 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=27 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=26 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 153 ms. (steps per millisecond=6 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 62) seen :0
Interrupted probabilistic random walk after 11846 steps, run timeout after 9002 ms. (steps per millisecond=1 ) properties seen :{52=1}
Probabilistic random walk after 11846 steps, saw 5309 distinct states, run finished after 9007 ms. (steps per millisecond=1 ) properties seen :1
Running SMT prover for 61 properties.
[2023-03-17 00:04:28] [INFO ] Flow matrix only has 113363 transitions (discarded 33202 similar events)
[2023-03-17 00:04:28] [INFO ] Invariant cache hit.
[2023-03-17 00:04:29] [INFO ] [Real]Absence check using 5 positive place invariants in 11 ms returned sat
[2023-03-17 00:04:53] [INFO ] After 23661ms SMT Verify possible using state equation in real domain returned unsat :2 sat :17 real:41
[2023-03-17 00:04:56] [INFO ] State equation strengthened by 2578 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-17 00:04:56] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-17 00:04:56] [INFO ] After 27537ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 61 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 125 out of 902 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Drop transitions removed 2098 transitions
Reduce isomorphic transitions removed 2098 transitions.
Iterating post reduction 0 with 2098 rules applied. Total rules applied 2098 place count 902 transition count 144467
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 1 Pre rules applied. Total rules applied 2098 place count 902 transition count 144466
Deduced a syphon composed of 1 places in 53 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 2100 place count 901 transition count 144466
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Deduced a syphon composed of 16 places in 53 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 1 with 32 rules applied. Total rules applied 2132 place count 885 transition count 144450
Ensure Unique test removed 1064 transitions
Reduce isomorphic transitions removed 1064 transitions.
Iterating post reduction 1 with 1064 rules applied. Total rules applied 3196 place count 885 transition count 143386
Free-agglomeration rule applied 4 times.
Iterating global reduction 2 with 4 rules applied. Total rules applied 3200 place count 885 transition count 143382
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 3204 place count 881 transition count 143382
Free-agglomeration rule (complex) applied 6 times.
Iterating global reduction 3 with 6 rules applied. Total rules applied 3210 place count 881 transition count 146313
Reduce places removed 6 places and 0 transitions.
Drop transitions removed 24 transitions
Ensure Unique test removed 536 transitions
Reduce isomorphic transitions removed 560 transitions.
Iterating post reduction 3 with 566 rules applied. Total rules applied 3776 place count 875 transition count 145753
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 3777 place count 875 transition count 145753
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 3778 place count 875 transition count 145752
Applied a total of 3778 rules in 5599 ms. Remains 875 /902 variables (removed 27) and now considering 145752/146565 (removed 813) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5605 ms. Remains : 875/902 places, 145752/146565 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1128 ms. (steps per millisecond=8 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=17 ) properties (out of 58) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Interrupted probabilistic random walk after 10664 steps, run timeout after 6004 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 10664 steps, saw 3728 distinct states, run finished after 6004 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 57 properties.
[2023-03-17 00:05:10] [INFO ] Flow matrix only has 114472 transitions (discarded 31280 similar events)
// Phase 1: matrix 114472 rows 875 cols
[2023-03-17 00:05:11] [INFO ] Computed 5 place invariants in 472 ms
[2023-03-17 00:05:12] [INFO ] [Real]Absence check using 5 positive place invariants in 9 ms returned sat
[2023-03-17 00:05:36] [INFO ] After 23916ms SMT Verify possible using state equation in real domain returned unsat :0 sat :17 real:39
[2023-03-17 00:05:37] [INFO ] State equation strengthened by 2597 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-17 00:05:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-17 00:05:37] [INFO ] After 26099ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 57 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 121 out of 875 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 875/875 places, 145752/145752 transitions.
Applied a total of 0 rules in 699 ms. Remains 875 /875 variables (removed 0) and now considering 145752/145752 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 700 ms. Remains : 875/875 places, 145752/145752 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1080 ms. (steps per millisecond=9 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=15 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Interrupted probabilistic random walk after 7486 steps, run timeout after 6002 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 7486 steps, saw 2889 distinct states, run finished after 6003 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 57 properties.
[2023-03-17 00:05:46] [INFO ] Flow matrix only has 114472 transitions (discarded 31280 similar events)
[2023-03-17 00:05:46] [INFO ] Invariant cache hit.
[2023-03-17 00:05:47] [INFO ] [Real]Absence check using 5 positive place invariants in 9 ms returned sat
[2023-03-17 00:06:11] [INFO ] After 23884ms SMT Verify possible using state equation in real domain returned unsat :0 sat :17 real:39
[2023-03-17 00:06:12] [INFO ] State equation strengthened by 2597 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-17 00:06:12] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-17 00:06:12] [INFO ] After 25842ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 57 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 121 out of 875 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 875/875 places, 145752/145752 transitions.
Applied a total of 0 rules in 750 ms. Remains 875 /875 variables (removed 0) and now considering 145752/145752 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 750 ms. Remains : 875/875 places, 145752/145752 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 875/875 places, 145752/145752 transitions.
Applied a total of 0 rules in 758 ms. Remains 875 /875 variables (removed 0) and now considering 145752/145752 (removed 0) transitions.
[2023-03-17 00:06:14] [INFO ] Flow matrix only has 114472 transitions (discarded 31280 similar events)
[2023-03-17 00:06:14] [INFO ] Invariant cache hit.
[2023-03-17 00:06:21] [INFO ] Implicit Places using invariants in 7113 ms returned []
Implicit Place search using SMT only with invariants took 7115 ms to find 0 implicit places.
[2023-03-17 00:06:21] [INFO ] Flow matrix only has 114472 transitions (discarded 31280 similar events)
[2023-03-17 00:06:21] [INFO ] Invariant cache hit.
[2023-03-17 00:06:51] [INFO ] Performed 89400/145752 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-17 00:07:10] [INFO ] Dead Transitions using invariants and state equation in 48996 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56892 ms. Remains : 875/875 places, 145752/145752 transitions.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-17 00:07:14] [INFO ] Flatten gal took : 3731 ms
[2023-03-17 00:07:18] [INFO ] Flatten gal took : 3905 ms
[2023-03-17 00:07:25] [INFO ] Input system was already deterministic with 146565 transitions.
Computed a total of 140 stabilizing places and 28382 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 901 transition count 146563
Deduced a syphon composed of 1 places in 62 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 900 transition count 146563
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 64 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 0 with 36 rules applied. Total rules applied 38 place count 882 transition count 146545
Ensure Unique test removed 1161 transitions
Reduce isomorphic transitions removed 1161 transitions.
Iterating post reduction 0 with 1161 rules applied. Total rules applied 1199 place count 882 transition count 145384
Applied a total of 1199 rules in 2586 ms. Remains 882 /902 variables (removed 20) and now considering 145384/146565 (removed 1181) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2597 ms. Remains : 882/902 places, 145384/146565 transitions.
[2023-03-17 00:07:32] [INFO ] Flatten gal took : 3574 ms
[2023-03-17 00:07:36] [INFO ] Flatten gal took : 3934 ms
[2023-03-17 00:07:43] [INFO ] Input system was already deterministic with 145384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 334 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 340 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:07:47] [INFO ] Flatten gal took : 3503 ms
[2023-03-17 00:07:51] [INFO ] Flatten gal took : 3749 ms
[2023-03-17 00:07:58] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 172 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 176 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:08:02] [INFO ] Flatten gal took : 3441 ms
[2023-03-17 00:08:06] [INFO ] Flatten gal took : 3970 ms
[2023-03-17 00:08:13] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 168 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 172 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:08:17] [INFO ] Flatten gal took : 3481 ms
[2023-03-17 00:08:21] [INFO ] Flatten gal took : 4117 ms
[2023-03-17 00:08:29] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 173 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 175 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:08:33] [INFO ] Flatten gal took : 3481 ms
[2023-03-17 00:08:37] [INFO ] Flatten gal took : 3929 ms
[2023-03-17 00:08:44] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 901 transition count 146563
Deduced a syphon composed of 1 places in 46 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 900 transition count 146563
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 46 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 0 with 36 rules applied. Total rules applied 38 place count 882 transition count 146545
Ensure Unique test removed 1161 transitions
Reduce isomorphic transitions removed 1161 transitions.
Iterating post reduction 0 with 1161 rules applied. Total rules applied 1199 place count 882 transition count 145384
Applied a total of 1199 rules in 2028 ms. Remains 882 /902 variables (removed 20) and now considering 145384/146565 (removed 1181) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2032 ms. Remains : 882/902 places, 145384/146565 transitions.
[2023-03-17 00:08:50] [INFO ] Flatten gal took : 3412 ms
[2023-03-17 00:08:54] [INFO ] Flatten gal took : 3664 ms
[2023-03-17 00:09:03] [INFO ] Input system was already deterministic with 145384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 209 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 215 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:09:08] [INFO ] Flatten gal took : 3975 ms
[2023-03-17 00:09:12] [INFO ] Flatten gal took : 4573 ms
[2023-03-17 00:09:22] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 226 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 232 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:09:27] [INFO ] Flatten gal took : 3985 ms
[2023-03-17 00:09:31] [INFO ] Flatten gal took : 4606 ms
[2023-03-17 00:09:41] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 212 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 216 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:09:46] [INFO ] Flatten gal took : 3717 ms
[2023-03-17 00:09:50] [INFO ] Flatten gal took : 4324 ms
[2023-03-17 00:10:00] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 901 transition count 146563
Deduced a syphon composed of 1 places in 56 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 900 transition count 146563
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 59 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 0 with 36 rules applied. Total rules applied 38 place count 882 transition count 146545
Ensure Unique test removed 1161 transitions
Reduce isomorphic transitions removed 1161 transitions.
Iterating post reduction 0 with 1161 rules applied. Total rules applied 1199 place count 882 transition count 145384
Applied a total of 1199 rules in 2236 ms. Remains 882 /902 variables (removed 20) and now considering 145384/146565 (removed 1181) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2241 ms. Remains : 882/902 places, 145384/146565 transitions.
[2023-03-17 00:10:06] [INFO ] Flatten gal took : 3852 ms
[2023-03-17 00:10:11] [INFO ] Flatten gal took : 4258 ms
[2023-03-17 00:10:20] [INFO ] Input system was already deterministic with 145384 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 901 transition count 146563
Deduced a syphon composed of 1 places in 55 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 900 transition count 146563
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 59 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 0 with 36 rules applied. Total rules applied 38 place count 882 transition count 146545
Ensure Unique test removed 1161 transitions
Reduce isomorphic transitions removed 1161 transitions.
Iterating post reduction 0 with 1161 rules applied. Total rules applied 1199 place count 882 transition count 145384
Applied a total of 1199 rules in 2234 ms. Remains 882 /902 variables (removed 20) and now considering 145384/146565 (removed 1181) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2238 ms. Remains : 882/902 places, 145384/146565 transitions.
[2023-03-17 00:10:26] [INFO ] Flatten gal took : 3631 ms
[2023-03-17 00:10:30] [INFO ] Flatten gal took : 4096 ms
[2023-03-17 00:10:40] [INFO ] Input system was already deterministic with 145384 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 901 transition count 146563
Deduced a syphon composed of 1 places in 55 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 900 transition count 146563
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Deduced a syphon composed of 18 places in 58 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 0 with 36 rules applied. Total rules applied 38 place count 882 transition count 146545
Ensure Unique test removed 1161 transitions
Reduce isomorphic transitions removed 1161 transitions.
Iterating post reduction 0 with 1161 rules applied. Total rules applied 1199 place count 882 transition count 145384
Applied a total of 1199 rules in 2245 ms. Remains 882 /902 variables (removed 20) and now considering 145384/146565 (removed 1181) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2253 ms. Remains : 882/902 places, 145384/146565 transitions.
[2023-03-17 00:10:47] [INFO ] Flatten gal took : 3848 ms
[2023-03-17 00:10:51] [INFO ] Flatten gal took : 4487 ms
[2023-03-17 00:11:00] [INFO ] Input system was already deterministic with 145384 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 214 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 218 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:11:05] [INFO ] Flatten gal took : 3944 ms
[2023-03-17 00:11:10] [INFO ] Flatten gal took : 4497 ms
[2023-03-17 00:11:18] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 210 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 216 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:11:23] [INFO ] Flatten gal took : 3884 ms
[2023-03-17 00:11:27] [INFO ] Flatten gal took : 4139 ms
[2023-03-17 00:11:34] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 173 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 176 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:11:39] [INFO ] Flatten gal took : 3504 ms
[2023-03-17 00:11:43] [INFO ] Flatten gal took : 3977 ms
[2023-03-17 00:11:50] [INFO ] Input system was already deterministic with 146565 transitions.
Starting structural reductions in LTL mode, iteration 0 : 902/902 places, 146565/146565 transitions.
Applied a total of 0 rules in 175 ms. Remains 902 /902 variables (removed 0) and now considering 146565/146565 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 178 ms. Remains : 902/902 places, 146565/146565 transitions.
[2023-03-17 00:11:54] [INFO ] Flatten gal took : 3512 ms
[2023-03-17 00:11:58] [INFO ] Flatten gal took : 4010 ms
[2023-03-17 00:12:05] [INFO ] Input system was already deterministic with 146565 transitions.
[2023-03-17 00:12:09] [INFO ] Flatten gal took : 3847 ms
[2023-03-17 00:12:13] [INFO ] Flatten gal took : 4026 ms
[2023-03-17 00:12:13] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-17 00:12:14] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 902 places, 146565 transitions and 584840 arcs took 282 ms.
Total runtime 556088 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS2020-PT-pb101
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/364
CTLFireability
BK_STOP 1679014776738
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/364/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/364/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/364/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 257.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 268.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 775 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 780 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 785 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 900 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 905 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 910 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 940 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 945 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 950 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 955 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 960 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 965 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 970 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 975 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 980 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 985 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 990 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 995 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 266.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1000 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1005 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1010 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1015 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1020 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1025 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1030 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1035 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1040 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1045 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1050 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1055 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1060 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1065 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1070 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1075 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1080 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1085 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1090 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1095 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1220 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1225 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1230 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1235 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1240 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1245 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1250 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1255 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 264.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 325.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 296.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 296.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 260.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb101-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb101-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb101-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 499 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS2020-PT-pb101"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS2020-PT-pb101, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199300218"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS2020-PT-pb101.tgz
mv RERS2020-PT-pb101 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;