About the Execution of LoLa+red for RERS17pb115-PT-8
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 14282.876 | 3600000.00 | 3752754.00 | 9137.20 | ??TT???????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199300202.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb115-PT-8, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199300202
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 6.2K Feb 25 13:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 13:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 13:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 13:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:39 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.5K Feb 25 14:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 98K Feb 25 14:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 25 13:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 13:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 69M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-00
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-01
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-02
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-03
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-04
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-05
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-06
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-07
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-08
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-09
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-10
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-11
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-12
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-13
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-14
FORMULA_NAME RERS17pb115-PT-8-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679004474915
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb115-PT-8
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 22:07:56] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 22:07:56] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 22:07:58] [INFO ] Load time of PNML (sax parser for PT used): 1870 ms
[2023-03-16 22:07:58] [INFO ] Transformed 1399 places.
[2023-03-16 22:07:59] [INFO ] Transformed 144369 transitions.
[2023-03-16 22:07:59] [INFO ] Parsed PT model containing 1399 places and 144369 transitions and 577414 arcs in 2431 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 36 ms.
Support contains 221 out of 1399 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1399/1399 places, 144369/144369 transitions.
Ensure Unique test removed 18 places
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 1381 transition count 144369
Applied a total of 18 rules in 863 ms. Remains 1381 /1399 variables (removed 18) and now considering 144369/144369 (removed 0) transitions.
[2023-03-16 22:08:01] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2023-03-16 22:08:01] [INFO ] Computed 19 place invariants in 464 ms
[2023-03-16 22:08:09] [INFO ] Implicit Places using invariants in 8247 ms returned []
Implicit Place search using SMT only with invariants took 8276 ms to find 0 implicit places.
[2023-03-16 22:08:09] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 22:08:09] [INFO ] Invariant cache hit.
[2023-03-16 22:08:39] [INFO ] Performed 90334/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 22:08:57] [INFO ] Dead Transitions using invariants and state equation in 48190 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1381/1399 places, 144369/144369 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57351 ms. Remains : 1381/1399 places, 144369/144369 transitions.
Support contains 221 out of 1381 places after structural reductions.
[2023-03-16 22:09:02] [INFO ] Flatten gal took : 3797 ms
[2023-03-16 22:09:06] [INFO ] Flatten gal took : 3775 ms
[2023-03-16 22:09:13] [INFO ] Input system was already deterministic with 144369 transitions.
Support contains 215 out of 1381 places (down from 221) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1331 ms. (steps per millisecond=7 ) properties (out of 77) seen :7
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 70) seen :0
Interrupted probabilistic random walk after 5765 steps, run timeout after 6005 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 5765 steps, saw 4883 distinct states, run finished after 6009 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 70 properties.
[2023-03-16 22:09:22] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 22:09:22] [INFO ] Invariant cache hit.
[2023-03-16 22:09:24] [INFO ] [Real]Absence check using 19 positive place invariants in 16 ms returned sat
[2023-03-16 22:09:45] [INFO ] After 22943ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:70
[2023-03-16 22:09:47] [INFO ] [Nat]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 22:10:10] [INFO ] After 22260ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :70
[2023-03-16 22:10:11] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 22:10:11] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 22:10:11] [INFO ] After 26296ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:70
Fused 70 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 196 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1214 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1221 ms. Remains : 1381/1381 places, 144369/144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1435 ms. (steps per millisecond=6 ) properties (out of 70) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 69) seen :0
Interrupted probabilistic random walk after 5978 steps, run timeout after 6003 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 5978 steps, saw 5062 distinct states, run finished after 6003 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 69 properties.
[2023-03-16 22:10:22] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 22:10:22] [INFO ] Invariant cache hit.
[2023-03-16 22:10:23] [INFO ] [Real]Absence check using 19 positive place invariants in 18 ms returned sat
[2023-03-16 22:10:44] [INFO ] After 22001ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:69
[2023-03-16 22:10:45] [INFO ] [Nat]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 22:11:09] [INFO ] After 22291ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :69
[2023-03-16 22:11:10] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 22:11:10] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 22:11:10] [INFO ] After 26459ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:69
Fused 69 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 194 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1025 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1026 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:11:15] [INFO ] Flatten gal took : 3152 ms
[2023-03-16 22:11:18] [INFO ] Flatten gal took : 3331 ms
[2023-03-16 22:11:25] [INFO ] Input system was already deterministic with 144369 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 943 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 950 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:11:30] [INFO ] Flatten gal took : 3167 ms
[2023-03-16 22:11:34] [INFO ] Flatten gal took : 3351 ms
[2023-03-16 22:11:41] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 438 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 443 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:11:46] [INFO ] Flatten gal took : 3485 ms
[2023-03-16 22:11:50] [INFO ] Flatten gal took : 4056 ms
[2023-03-16 22:11:57] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 986 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 989 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 22:12:02] [INFO ] Flatten gal took : 3105 ms
[2023-03-16 22:12:05] [INFO ] Flatten gal took : 3383 ms
[2023-03-16 22:12:13] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 793 ms. (steps per millisecond=12 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3375 steps, run timeout after 3005 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 3375 steps, saw 2875 distinct states, run finished after 3005 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 22:12:17] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 22:12:17] [INFO ] Computed 19 place invariants in 399 ms
[2023-03-16 22:12:17] [INFO ] [Real]Absence check using 19 positive place invariants in 12 ms returned sat
[2023-03-16 22:12:37] [INFO ] After 19848ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 22:12:38] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 22:12:42] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 22:12:42] [INFO ] After 25034ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1002 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1006 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 5804 steps, including 0 resets, run visited all 2 properties in 609 ms. (steps per millisecond=9 )
Finished random walk after 126005 steps, including 0 resets, run visited all 1 properties in 13447 ms. (steps per millisecond=9 )
FORMULA RERS17pb115-PT-8-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1038 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1042 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 22:13:03] [INFO ] Flatten gal took : 3386 ms
[2023-03-16 22:13:06] [INFO ] Flatten gal took : 3529 ms
[2023-03-16 22:13:13] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 719 ms. (steps per millisecond=13 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 87 ms. (steps per millisecond=114 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3480 steps, run timeout after 3002 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 3480 steps, saw 2963 distinct states, run finished after 3002 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 22:13:18] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 22:13:18] [INFO ] Invariant cache hit.
[2023-03-16 22:13:18] [INFO ] [Real]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 22:13:37] [INFO ] After 19084ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 22:13:37] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 22:13:43] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 22:13:43] [INFO ] After 25033ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 837 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 842 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 6813 steps, including 0 resets, run visited all 2 properties in 545 ms. (steps per millisecond=12 )
Finished random walk after 21724 steps, including 0 resets, run visited all 1 properties in 2279 ms. (steps per millisecond=9 )
FORMULA RERS17pb115-PT-8-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 508 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 512 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:13:51] [INFO ] Flatten gal took : 3308 ms
[2023-03-16 22:13:55] [INFO ] Flatten gal took : 3828 ms
[2023-03-16 22:14:02] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 452 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 457 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:14:07] [INFO ] Flatten gal took : 3413 ms
[2023-03-16 22:14:11] [INFO ] Flatten gal took : 3814 ms
[2023-03-16 22:14:18] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1052 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1057 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 22:14:23] [INFO ] Flatten gal took : 3598 ms
[2023-03-16 22:14:27] [INFO ] Flatten gal took : 3681 ms
[2023-03-16 22:14:35] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 498 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 502 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:14:39] [INFO ] Flatten gal took : 3406 ms
[2023-03-16 22:14:43] [INFO ] Flatten gal took : 3848 ms
[2023-03-16 22:14:51] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 466 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 469 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:14:55] [INFO ] Flatten gal took : 3163 ms
[2023-03-16 22:14:59] [INFO ] Flatten gal took : 3882 ms
[2023-03-16 22:15:06] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 472 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 476 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:15:11] [INFO ] Flatten gal took : 3159 ms
[2023-03-16 22:15:14] [INFO ] Flatten gal took : 3528 ms
[2023-03-16 22:15:21] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 990 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 995 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 22:15:26] [INFO ] Flatten gal took : 3204 ms
[2023-03-16 22:15:30] [INFO ] Flatten gal took : 3595 ms
[2023-03-16 22:15:37] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 741 ms. (steps per millisecond=13 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 92 ms. (steps per millisecond=108 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2948 steps, run timeout after 3002 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 2948 steps, saw 2511 distinct states, run finished after 3004 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 22:15:41] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 22:15:41] [INFO ] Invariant cache hit.
[2023-03-16 22:15:41] [INFO ] [Real]Absence check using 19 positive place invariants in 13 ms returned sat
[2023-03-16 22:16:01] [INFO ] After 19691ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 22:16:02] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 22:16:06] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 22:16:06] [INFO ] After 25020ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 8 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1059 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1065 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Interrupted random walk after 249756 steps, including 0 resets, run timeout after 30001 ms. (steps per millisecond=8 ) properties seen 0
Interrupted Best-First random walk after 958661 steps, including 2 resets, run timeout after 5001 ms. (steps per millisecond=191 ) properties seen 0
Interrupted probabilistic random walk after 134964 steps, run timeout after 105002 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 134964 steps, saw 121179 distinct states, run finished after 105004 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 22:18:28] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 22:18:28] [INFO ] Invariant cache hit.
[2023-03-16 22:18:28] [INFO ] [Real]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 22:18:48] [INFO ] After 19851ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 22:18:49] [INFO ] State equation strengthened by 741 read => feed constraints.
[2023-03-16 22:18:57] [INFO ] After 8716ms SMT Verify possible using 741 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-16 22:19:07] [INFO ] Deduced a trap composed of 48 places in 8866 ms of which 7 ms to minimize.
[2023-03-16 22:19:17] [INFO ] Deduced a trap composed of 72 places in 9001 ms of which 2 ms to minimize.
[2023-03-16 22:19:26] [INFO ] Deduced a trap composed of 40 places in 7018 ms of which 1 ms to minimize.
[2023-03-16 22:19:34] [INFO ] Deduced a trap composed of 72 places in 6905 ms of which 2 ms to minimize.
[2023-03-16 22:19:42] [INFO ] Deduced a trap composed of 128 places in 6557 ms of which 2 ms to minimize.
[2023-03-16 22:19:47] [INFO ] Deduced a trap composed of 128 places in 4452 ms of which 1 ms to minimize.
[2023-03-16 22:19:52] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 54167 ms
[2023-03-16 22:19:52] [INFO ] After 63677ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 22:19:52] [INFO ] After 84394ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 22:19:52] [INFO ] [Nat]Absence check using 19 positive place invariants in 13 ms returned sat
[2023-03-16 22:20:13] [INFO ] After 20595ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 22:20:21] [INFO ] After 8372ms SMT Verify possible using 741 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 22:20:31] [INFO ] Deduced a trap composed of 48 places in 8061 ms of which 2 ms to minimize.
[2023-03-16 22:20:40] [INFO ] Deduced a trap composed of 72 places in 8439 ms of which 2 ms to minimize.
[2023-03-16 22:20:48] [INFO ] Deduced a trap composed of 40 places in 6856 ms of which 1 ms to minimize.
[2023-03-16 22:20:56] [INFO ] Deduced a trap composed of 72 places in 6597 ms of which 0 ms to minimize.
[2023-03-16 22:21:03] [INFO ] Deduced a trap composed of 128 places in 6205 ms of which 1 ms to minimize.
[2023-03-16 22:21:09] [INFO ] Deduced a trap composed of 128 places in 4396 ms of which 0 ms to minimize.
[2023-03-16 22:21:13] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 51243 ms
[2023-03-16 22:21:13] [INFO ] After 60310ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1156 ms.
[2023-03-16 22:21:14] [INFO ] After 82255ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 8 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 932 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 935 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 943 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
[2023-03-16 22:21:16] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 22:21:16] [INFO ] Invariant cache hit.
[2023-03-16 22:21:25] [INFO ] Implicit Places using invariants in 8833 ms returned []
Implicit Place search using SMT only with invariants took 8857 ms to find 0 implicit places.
[2023-03-16 22:21:25] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 22:21:25] [INFO ] Invariant cache hit.
[2023-03-16 22:21:55] [INFO ] Performed 90523/144368 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 22:22:13] [INFO ] Dead Transitions using invariants and state equation in 47388 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57214 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Ensure Unique test removed 63131 transitions
Reduce isomorphic transitions removed 63131 transitions.
Iterating post reduction 0 with 63131 rules applied. Total rules applied 63131 place count 1380 transition count 81237
Applied a total of 63131 rules in 2564 ms. Remains 1380 /1380 variables (removed 0) and now considering 81237/144368 (removed 63131) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 22:22:16] [INFO ] Computed 19 place invariants in 294 ms
[2023-03-16 22:22:16] [INFO ] [Real]Absence check using 19 positive place invariants in 13 ms returned sat
[2023-03-16 22:22:35] [INFO ] After 19438ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 22:22:38] [INFO ] After 22244ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1124 ms.
[2023-03-16 22:22:39] [INFO ] After 23556ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 435 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 439 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:22:44] [INFO ] Flatten gal took : 3303 ms
[2023-03-16 22:22:47] [INFO ] Flatten gal took : 3479 ms
[2023-03-16 22:22:53] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 521 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 525 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:22:58] [INFO ] Flatten gal took : 3536 ms
[2023-03-16 22:23:02] [INFO ] Flatten gal took : 4165 ms
[2023-03-16 22:23:09] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 418 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 420 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:23:13] [INFO ] Flatten gal took : 3092 ms
[2023-03-16 22:23:16] [INFO ] Flatten gal took : 3586 ms
[2023-03-16 22:23:25] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 502 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 505 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:23:29] [INFO ] Flatten gal took : 3254 ms
[2023-03-16 22:23:33] [INFO ] Flatten gal took : 3660 ms
[2023-03-16 22:23:39] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 520 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 525 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 22:23:44] [INFO ] Flatten gal took : 3124 ms
[2023-03-16 22:23:47] [INFO ] Flatten gal took : 3481 ms
[2023-03-16 22:23:54] [INFO ] Input system was already deterministic with 144369 transitions.
[2023-03-16 22:23:58] [INFO ] Flatten gal took : 3834 ms
[2023-03-16 22:24:02] [INFO ] Flatten gal took : 3657 ms
[2023-03-16 22:24:02] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-16 22:24:02] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1381 places, 144369 transitions and 577396 arcs took 287 ms.
Total runtime 966181 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb115-PT-8
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 2240256 kB
After kill :
MemTotal: 16393216 kB
MemFree: 15938232 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 775 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 780 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 532.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 785 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 900 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 905 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 910 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 940 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 945 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 950 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 955 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 960 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 965 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 970 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 975 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 980 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 985 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 990 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 995 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1000 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1005 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1010 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1015 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1020 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1025 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1030 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1035 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1040 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1045 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1050 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1055 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1060 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1065 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1070 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1075 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1080 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1085 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1090 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1095 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1220 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1225 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1230 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1235 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1240 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1245 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1250 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1255 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 540.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 574.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 503.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-8-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-8-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-10: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-8-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: caught signal Terminated - aborting LoLA
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb115-PT-8-CTLFireability-00: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-01: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-04: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-05: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-06: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-07: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-08: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-09: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-10: AG unknown AGGR
RERS17pb115-PT-8-CTLFireability-11: CONJ unknown CONJ
RERS17pb115-PT-8-CTLFireability-12: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-13: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-14: CTL unknown AGGR
RERS17pb115-PT-8-CTLFireability-15: CONJ unknown CONJ
Time elapsed: 2631 secs. Pages in use: 0
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb115-PT-8"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb115-PT-8, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199300202"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb115-PT-8.tgz
mv RERS17pb115-PT-8 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;