Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199300186.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb115-PT-6, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199300186
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 7.4K Feb 25 13:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 25 13:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 13:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 25 13:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:39 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:39 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 14:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Feb 25 14:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 25 14:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 14:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 69M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-00
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-01
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-02
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-03
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-04
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-05
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-06
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-07
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-08
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-09
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-10
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-11
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-12
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-13
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-14
FORMULA_NAME RERS17pb115-PT-6-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678997243579

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb115-PT-6
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 20:07:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 20:07:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 20:07:27] [INFO ] Load time of PNML (sax parser for PT used): 1924 ms
[2023-03-16 20:07:27] [INFO ] Transformed 1399 places.
[2023-03-16 20:07:27] [INFO ] Transformed 144369 transitions.
[2023-03-16 20:07:27] [INFO ] Parsed PT model containing 1399 places and 144369 transitions and 577414 arcs in 2446 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 29 ms.
Support contains 167 out of 1399 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1399/1399 places, 144369/144369 transitions.
Ensure Unique test removed 18 places
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 1381 transition count 144369
Applied a total of 18 rules in 1101 ms. Remains 1381 /1399 variables (removed 18) and now considering 144369/144369 (removed 0) transitions.
[2023-03-16 20:07:29] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2023-03-16 20:07:30] [INFO ] Computed 19 place invariants in 393 ms
[2023-03-16 20:07:38] [INFO ] Implicit Places using invariants in 8443 ms returned []
Implicit Place search using SMT only with invariants took 8474 ms to find 0 implicit places.
[2023-03-16 20:07:38] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 20:07:38] [INFO ] Invariant cache hit.
[2023-03-16 20:08:08] [INFO ] Performed 89327/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 20:08:26] [INFO ] Dead Transitions using invariants and state equation in 48785 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1381/1399 places, 144369/144369 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58390 ms. Remains : 1381/1399 places, 144369/144369 transitions.
Support contains 167 out of 1381 places after structural reductions.
[2023-03-16 20:08:31] [INFO ] Flatten gal took : 3644 ms
[2023-03-16 20:08:35] [INFO ] Flatten gal took : 3525 ms
[2023-03-16 20:08:42] [INFO ] Input system was already deterministic with 144369 transitions.
Support contains 165 out of 1381 places (down from 167) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1386 ms. (steps per millisecond=7 ) properties (out of 76) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 72) seen :0
Interrupted probabilistic random walk after 5462 steps, run timeout after 6002 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 5462 steps, saw 4651 distinct states, run finished after 6004 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 72 properties.
[2023-03-16 20:08:52] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 20:08:52] [INFO ] Invariant cache hit.
[2023-03-16 20:08:54] [INFO ] [Real]Absence check using 19 positive place invariants in 17 ms returned sat
[2023-03-16 20:09:17] [INFO ] After 21363ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:69
[2023-03-16 20:09:18] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 20:09:18] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 20:09:18] [INFO ] After 26270ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 72 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 157 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1441 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1452 ms. Remains : 1381/1381 places, 144369/144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1961 ms. (steps per millisecond=5 ) properties (out of 72) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=26 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 69) seen :0
Interrupted probabilistic random walk after 7757 steps, run timeout after 9006 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 7757 steps, saw 6576 distinct states, run finished after 9006 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 69 properties.
[2023-03-16 20:09:33] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 20:09:33] [INFO ] Invariant cache hit.
[2023-03-16 20:09:35] [INFO ] [Real]Absence check using 19 positive place invariants in 16 ms returned sat
[2023-03-16 20:09:58] [INFO ] After 21565ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:66
[2023-03-16 20:09:59] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 20:09:59] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 20:09:59] [INFO ] After 26644ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 69 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 153 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1159 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1159 ms. Remains : 1381/1381 places, 144369/144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1506 ms. (steps per millisecond=6 ) properties (out of 69) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=25 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 68) seen :0
Interrupted probabilistic random walk after 5816 steps, run timeout after 6007 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 5816 steps, saw 4941 distinct states, run finished after 6007 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 68 properties.
[2023-03-16 20:10:10] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 20:10:10] [INFO ] Invariant cache hit.
[2023-03-16 20:10:12] [INFO ] [Real]Absence check using 19 positive place invariants in 21 ms returned sat
[2023-03-16 20:10:35] [INFO ] After 21693ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:65
[2023-03-16 20:10:37] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 20:10:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 20:10:37] [INFO ] After 26587ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 68 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 151 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1209 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1209 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:10:42] [INFO ] Flatten gal took : 3144 ms
[2023-03-16 20:10:45] [INFO ] Flatten gal took : 3270 ms
[2023-03-16 20:10:52] [INFO ] Input system was already deterministic with 144369 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1103 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1111 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 20:10:58] [INFO ] Flatten gal took : 3131 ms
[2023-03-16 20:11:01] [INFO ] Flatten gal took : 3561 ms
[2023-03-16 20:11:09] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1130 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1133 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 20:11:14] [INFO ] Flatten gal took : 3461 ms
[2023-03-16 20:11:17] [INFO ] Flatten gal took : 3323 ms
[2023-03-16 20:11:24] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1074 ms. (steps per millisecond=9 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2776 steps, run timeout after 3001 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 2776 steps, saw 2359 distinct states, run finished after 3001 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 20:11:29] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 20:11:29] [INFO ] Computed 19 place invariants in 350 ms
[2023-03-16 20:11:29] [INFO ] [Real]Absence check using 19 positive place invariants in 75 ms returned sat
[2023-03-16 20:11:49] [INFO ] After 19879ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 20:11:50] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 20:11:54] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 20:11:54] [INFO ] After 25041ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 986 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 992 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 22255 steps, including 0 resets, run visited all 2 properties in 2884 ms. (steps per millisecond=7 )
Interrupted random walk after 290131 steps, including 0 resets, run timeout after 30001 ms. (steps per millisecond=9 ) properties seen 0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 3977 ms. (steps per millisecond=251 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 157209 steps, run timeout after 99006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 157209 steps, saw 142531 distinct states, run finished after 99007 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 20:14:12] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 20:14:12] [INFO ] Invariant cache hit.
[2023-03-16 20:14:12] [INFO ] [Real]Absence check using 19 positive place invariants in 13 ms returned sat
[2023-03-16 20:14:31] [INFO ] After 19022ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 20:14:32] [INFO ] State equation strengthened by 741 read => feed constraints.
[2023-03-16 20:14:39] [INFO ] After 7642ms SMT Verify possible using 741 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-16 20:14:51] [INFO ] Deduced a trap composed of 72 places in 9942 ms of which 14 ms to minimize.
[2023-03-16 20:15:00] [INFO ] Deduced a trap composed of 48 places in 8066 ms of which 2 ms to minimize.
[2023-03-16 20:15:09] [INFO ] Deduced a trap composed of 40 places in 7577 ms of which 1 ms to minimize.
[2023-03-16 20:15:17] [INFO ] Deduced a trap composed of 72 places in 6964 ms of which 3 ms to minimize.
[2023-03-16 20:15:24] [INFO ] Deduced a trap composed of 96 places in 6015 ms of which 0 ms to minimize.
[2023-03-16 20:15:31] [INFO ] Deduced a trap composed of 128 places in 5717 ms of which 1 ms to minimize.
[2023-03-16 20:15:37] [INFO ] Deduced a trap composed of 96 places in 5277 ms of which 0 ms to minimize.
[2023-03-16 20:15:43] [INFO ] Deduced a trap composed of 128 places in 4593 ms of which 2 ms to minimize.
[2023-03-16 20:15:47] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 67463 ms
[2023-03-16 20:15:48] [INFO ] After 75855ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 20:15:48] [INFO ] After 96101ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 20:15:48] [INFO ] [Nat]Absence check using 19 positive place invariants in 13 ms returned sat
[2023-03-16 20:16:08] [INFO ] After 19946ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 20:16:17] [INFO ] After 9465ms SMT Verify possible using 741 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 20:16:28] [INFO ] Deduced a trap composed of 72 places in 9411 ms of which 2 ms to minimize.
[2023-03-16 20:16:37] [INFO ] Deduced a trap composed of 48 places in 7647 ms of which 1 ms to minimize.
[2023-03-16 20:16:46] [INFO ] Deduced a trap composed of 40 places in 7686 ms of which 1 ms to minimize.
[2023-03-16 20:16:54] [INFO ] Deduced a trap composed of 72 places in 7319 ms of which 0 ms to minimize.
[2023-03-16 20:17:02] [INFO ] Deduced a trap composed of 96 places in 6323 ms of which 0 ms to minimize.
[2023-03-16 20:17:09] [INFO ] Deduced a trap composed of 128 places in 5921 ms of which 1 ms to minimize.
[2023-03-16 20:17:15] [INFO ] Deduced a trap composed of 96 places in 5271 ms of which 1 ms to minimize.
[2023-03-16 20:17:21] [INFO ] Deduced a trap composed of 128 places in 4641 ms of which 0 ms to minimize.
[2023-03-16 20:17:25] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 67852 ms
[2023-03-16 20:17:26] [INFO ] After 78073ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1182 ms.
[2023-03-16 20:17:27] [INFO ] After 99444ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1004 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1004 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 995 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
[2023-03-16 20:17:29] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 20:17:29] [INFO ] Invariant cache hit.
[2023-03-16 20:17:37] [INFO ] Implicit Places using invariants in 8133 ms returned []
Implicit Place search using SMT only with invariants took 8152 ms to find 0 implicit places.
[2023-03-16 20:17:37] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 20:17:37] [INFO ] Invariant cache hit.
[2023-03-16 20:18:07] [INFO ] Performed 89854/144368 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 20:18:25] [INFO ] Dead Transitions using invariants and state equation in 48120 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57297 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 13227 steps, including 0 resets, run visited all 2 properties in 1321 ms. (steps per millisecond=10 )
Ensure Unique test removed 63131 transitions
Reduce isomorphic transitions removed 63131 transitions.
Iterating post reduction 0 with 63131 rules applied. Total rules applied 63131 place count 1380 transition count 81237
Applied a total of 63131 rules in 2698 ms. Remains 1380 /1380 variables (removed 0) and now considering 81237/144368 (removed 63131) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 20:18:30] [INFO ] Computed 19 place invariants in 274 ms
[2023-03-16 20:18:30] [INFO ] [Real]Absence check using 19 positive place invariants in 12 ms returned sat
[2023-03-16 20:18:50] [INFO ] After 19691ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 20:18:54] [INFO ] Deduced a trap composed of 72 places in 2850 ms of which 1 ms to minimize.
[2023-03-16 20:18:58] [INFO ] Deduced a trap composed of 128 places in 2726 ms of which 0 ms to minimize.
[2023-03-16 20:19:01] [INFO ] Deduced a trap composed of 128 places in 1846 ms of which 1 ms to minimize.
[2023-03-16 20:19:03] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 12672 ms
[2023-03-16 20:19:04] [INFO ] After 33173ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 20:19:04] [INFO ] After 33369ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 20:19:04] [INFO ] [Nat]Absence check using 19 positive place invariants in 12 ms returned sat
[2023-03-16 20:19:23] [INFO ] After 19537ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 20:19:27] [INFO ] Deduced a trap composed of 72 places in 3036 ms of which 1 ms to minimize.
[2023-03-16 20:19:31] [INFO ] Deduced a trap composed of 128 places in 2823 ms of which 1 ms to minimize.
[2023-03-16 20:19:34] [INFO ] Deduced a trap composed of 128 places in 1890 ms of which 1 ms to minimize.
[2023-03-16 20:19:36] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 13112 ms
[2023-03-16 20:19:37] [INFO ] After 33318ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1124 ms.
[2023-03-16 20:19:38] [INFO ] After 34621ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 451 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 454 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:19:42] [INFO ] Flatten gal took : 3033 ms
[2023-03-16 20:19:46] [INFO ] Flatten gal took : 3478 ms
[2023-03-16 20:19:54] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1064 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1069 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 20:19:59] [INFO ] Flatten gal took : 3259 ms
[2023-03-16 20:20:03] [INFO ] Flatten gal took : 3693 ms
[2023-03-16 20:20:09] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 772 ms. (steps per millisecond=12 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3524 steps, run timeout after 3005 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 3524 steps, saw 2992 distinct states, run finished after 3005 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 20:20:14] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 20:20:14] [INFO ] Computed 19 place invariants in 375 ms
[2023-03-16 20:20:14] [INFO ] [Real]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 20:20:14] [INFO ] After 199ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 20:20:14] [INFO ] [Nat]Absence check using 19 positive place invariants in 13 ms returned sat
[2023-03-16 20:20:34] [INFO ] After 20058ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 20:20:35] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 20:20:39] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 20:20:39] [INFO ] After 25032ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:1
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1105 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1110 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Interrupted random walk after 216294 steps, including 0 resets, run timeout after 30001 ms. (steps per millisecond=7 ) properties seen 0
Interrupted Best-First random walk after 611891 steps, including 1 resets, run timeout after 5001 ms. (steps per millisecond=122 ) properties seen 0
Interrupted probabilistic random walk after 157034 steps, run timeout after 105001 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 157034 steps, saw 142372 distinct states, run finished after 105002 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 20:23:01] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 20:23:01] [INFO ] Invariant cache hit.
[2023-03-16 20:23:01] [INFO ] [Real]Absence check using 19 positive place invariants in 14 ms returned sat
[2023-03-16 20:23:22] [INFO ] After 20672ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 20:23:22] [INFO ] State equation strengthened by 741 read => feed constraints.
[2023-03-16 20:23:30] [INFO ] After 7543ms SMT Verify possible using 741 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-16 20:23:42] [INFO ] Deduced a trap composed of 128 places in 11177 ms of which 1 ms to minimize.
[2023-03-16 20:23:53] [INFO ] Deduced a trap composed of 48 places in 9429 ms of which 2 ms to minimize.
[2023-03-16 20:24:03] [INFO ] Deduced a trap composed of 72 places in 8891 ms of which 2 ms to minimize.
[2023-03-16 20:24:11] [INFO ] Deduced a trap composed of 40 places in 7318 ms of which 1 ms to minimize.
[2023-03-16 20:24:19] [INFO ] Deduced a trap composed of 128 places in 7122 ms of which 1 ms to minimize.
[2023-03-16 20:24:27] [INFO ] Deduced a trap composed of 96 places in 6400 ms of which 1 ms to minimize.
[2023-03-16 20:24:35] [INFO ] Deduced a trap composed of 128 places in 6544 ms of which 0 ms to minimize.
[2023-03-16 20:24:41] [INFO ] Deduced a trap composed of 96 places in 5203 ms of which 1 ms to minimize.
[2023-03-16 20:24:47] [INFO ] Deduced a trap composed of 128 places in 4573 ms of which 0 ms to minimize.
[2023-03-16 20:24:51] [INFO ] Trap strengthening (SAT) tested/added 10/9 trap constraints in 81448 ms
[2023-03-16 20:24:52] [INFO ] After 89770ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 20:24:52] [INFO ] After 111270ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 20:24:52] [INFO ] [Nat]Absence check using 19 positive place invariants in 13 ms returned sat
[2023-03-16 20:25:12] [INFO ] After 20245ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 20:25:21] [INFO ] After 8500ms SMT Verify possible using 741 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 20:25:31] [INFO ] Deduced a trap composed of 128 places in 9416 ms of which 3 ms to minimize.
[2023-03-16 20:25:40] [INFO ] Deduced a trap composed of 128 places in 7765 ms of which 5 ms to minimize.
[2023-03-16 20:25:49] [INFO ] Deduced a trap composed of 128 places in 7675 ms of which 1 ms to minimize.
[2023-03-16 20:25:56] [INFO ] Deduced a trap composed of 40 places in 5480 ms of which 0 ms to minimize.
[2023-03-16 20:26:02] [INFO ] Deduced a trap composed of 72 places in 5262 ms of which 0 ms to minimize.
[2023-03-16 20:26:08] [INFO ] Deduced a trap composed of 48 places in 4889 ms of which 0 ms to minimize.
[2023-03-16 20:26:14] [INFO ] Deduced a trap composed of 96 places in 4301 ms of which 1 ms to minimize.
[2023-03-16 20:26:18] [INFO ] Trap strengthening (SAT) tested/added 8/7 trap constraints in 56970 ms
[2023-03-16 20:26:19] [INFO ] After 66197ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1133 ms.
[2023-03-16 20:26:20] [INFO ] After 87757ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 941 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 943 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 954 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
[2023-03-16 20:26:22] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 20:26:22] [INFO ] Invariant cache hit.
[2023-03-16 20:26:30] [INFO ] Implicit Places using invariants in 8577 ms returned []
Implicit Place search using SMT only with invariants took 8578 ms to find 0 implicit places.
[2023-03-16 20:26:30] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 20:26:30] [INFO ] Invariant cache hit.
[2023-03-16 20:27:00] [INFO ] Performed 91044/144368 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 20:27:18] [INFO ] Dead Transitions using invariants and state equation in 47235 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56783 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Ensure Unique test removed 63131 transitions
Reduce isomorphic transitions removed 63131 transitions.
Iterating post reduction 0 with 63131 rules applied. Total rules applied 63131 place count 1380 transition count 81237
Applied a total of 63131 rules in 2533 ms. Remains 1380 /1380 variables (removed 0) and now considering 81237/144368 (removed 63131) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 20:27:21] [INFO ] Computed 19 place invariants in 259 ms
[2023-03-16 20:27:21] [INFO ] [Real]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 20:27:21] [INFO ] After 169ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 20:27:21] [INFO ] [Nat]Absence check using 19 positive place invariants in 12 ms returned sat
[2023-03-16 20:27:40] [INFO ] After 19136ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 20:27:44] [INFO ] Deduced a trap composed of 72 places in 3192 ms of which 1 ms to minimize.
[2023-03-16 20:27:48] [INFO ] Deduced a trap composed of 128 places in 2771 ms of which 1 ms to minimize.
[2023-03-16 20:27:51] [INFO ] Deduced a trap composed of 128 places in 1841 ms of which 0 ms to minimize.
[2023-03-16 20:27:53] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 12963 ms
[2023-03-16 20:27:54] [INFO ] After 32805ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1082 ms.
[2023-03-16 20:27:55] [INFO ] After 34067ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 443 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 448 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:27:59] [INFO ] Flatten gal took : 3141 ms
[2023-03-16 20:28:03] [INFO ] Flatten gal took : 3362 ms
[2023-03-16 20:28:10] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 412 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 416 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:28:14] [INFO ] Flatten gal took : 3036 ms
[2023-03-16 20:28:17] [INFO ] Flatten gal took : 3367 ms
[2023-03-16 20:28:23] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 909 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 913 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 20:28:28] [INFO ] Flatten gal took : 2941 ms
[2023-03-16 20:28:31] [INFO ] Flatten gal took : 3409 ms
[2023-03-16 20:28:37] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 420 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 424 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:28:41] [INFO ] Flatten gal took : 2924 ms
[2023-03-16 20:28:45] [INFO ] Flatten gal took : 3350 ms
[2023-03-16 20:28:52] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 905 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 910 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 20:28:56] [INFO ] Flatten gal took : 2899 ms
[2023-03-16 20:29:00] [INFO ] Flatten gal took : 3276 ms
[2023-03-16 20:29:06] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 419 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 423 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:29:10] [INFO ] Flatten gal took : 2940 ms
[2023-03-16 20:29:13] [INFO ] Flatten gal took : 3297 ms
[2023-03-16 20:29:19] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 900 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 903 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 20:29:23] [INFO ] Flatten gal took : 2921 ms
[2023-03-16 20:29:27] [INFO ] Flatten gal took : 3373 ms
[2023-03-16 20:29:33] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 712 ms. (steps per millisecond=14 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3426 steps, run timeout after 3002 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 3426 steps, saw 2909 distinct states, run finished after 3003 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 20:29:37] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 20:29:37] [INFO ] Computed 19 place invariants in 266 ms
[2023-03-16 20:29:37] [INFO ] [Real]Absence check using 19 positive place invariants in 14 ms returned sat
[2023-03-16 20:29:57] [INFO ] After 19629ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 20:29:58] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 20:30:02] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 20:30:02] [INFO ] After 25044ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 823 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 827 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 15706 steps, including 0 resets, run visited all 2 properties in 1586 ms. (steps per millisecond=9 )
Finished random walk after 10279 steps, including 0 resets, run visited all 1 properties in 936 ms. (steps per millisecond=10 )
FORMULA RERS17pb115-PT-6-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 425 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 428 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:30:10] [INFO ] Flatten gal took : 2980 ms
[2023-03-16 20:30:13] [INFO ] Flatten gal took : 3337 ms
[2023-03-16 20:30:19] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 902 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 906 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 20:30:23] [INFO ] Flatten gal took : 2942 ms
[2023-03-16 20:30:27] [INFO ] Flatten gal took : 3362 ms
[2023-03-16 20:30:33] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 417 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 421 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:30:37] [INFO ] Flatten gal took : 2801 ms
[2023-03-16 20:30:40] [INFO ] Flatten gal took : 3173 ms
[2023-03-16 20:30:46] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 420 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 423 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 20:30:50] [INFO ] Flatten gal took : 2932 ms
[2023-03-16 20:30:53] [INFO ] Flatten gal took : 3334 ms
[2023-03-16 20:30:59] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 906 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 909 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 20:31:04] [INFO ] Flatten gal took : 2929 ms
[2023-03-16 20:31:07] [INFO ] Flatten gal took : 3313 ms
[2023-03-16 20:31:13] [INFO ] Input system was already deterministic with 144368 transitions.
[2023-03-16 20:31:17] [INFO ] Flatten gal took : 3205 ms
[2023-03-16 20:31:20] [INFO ] Flatten gal took : 3337 ms
[2023-03-16 20:31:20] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-16 20:31:21] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1381 places, 144369 transitions and 577396 arcs took 307 ms.
Total runtime 1435941 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb115-PT-6
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 5161872 kB
After kill :
MemTotal: 16393216 kB
MemFree: 15937400 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 432 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 437 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 442 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 447 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 452 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 457 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 462 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 467 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 472 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 477 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 482 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 487 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 502 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 507 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 547.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1033 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1038 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1043 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1048 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1053 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1058 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1063 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1068 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1073 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1078 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1083 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1088 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1093 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1098 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1283 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 555.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1799 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1804 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1809 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1814 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1819 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1824 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1829 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1834 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1839 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1844 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1849 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 561.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1879 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1884 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1889 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1894 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1899 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1904 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1909 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1914 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1919 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1924 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1929 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1934 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1939 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1944 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1949 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1954 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1959 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1964 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1969 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1974 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1979 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1984 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1989 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1994 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1999 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2004 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2009 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2014 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2019 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2024 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2029 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2034 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2039 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2044 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2049 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2054 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2059 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2064 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2069 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2074 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2079 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2084 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2089 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2094 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2099 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-6-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-01: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-06: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb115-PT-6-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-09: EXEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-6-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb115-PT-6-CTLFireability-00: CTL unknown AGGR
RERS17pb115-PT-6-CTLFireability-01: EF unknown AGGR
RERS17pb115-PT-6-CTLFireability-02: CTL unknown AGGR
RERS17pb115-PT-6-CTLFireability-03: AG unknown AGGR
RERS17pb115-PT-6-CTLFireability-04: CTL unknown AGGR
RERS17pb115-PT-6-CTLFireability-05: CTL unknown AGGR
RERS17pb115-PT-6-CTLFireability-06: EFAGEF unknown AGGR
RERS17pb115-PT-6-CTLFireability-07: DISJ unknown DISJ
RERS17pb115-PT-6-CTLFireability-08: CTL unknown AGGR
RERS17pb115-PT-6-CTLFireability-09: EXEF unknown AGGR
RERS17pb115-PT-6-CTLFireability-11: CTL unknown AGGR
RERS17pb115-PT-6-CTLFireability-12: DISJ unknown DISJ
RERS17pb115-PT-6-CTLFireability-13: CTL unknown AGGR
RERS17pb115-PT-6-CTLFireability-14: CTL unknown AGGR
RERS17pb115-PT-6-CTLFireability-15: CONJ unknown CONJ


Time elapsed: 2161 secs. Pages in use: 0