About the Execution of LoLa+red for RERS17pb115-PT-4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12616.728 | 3600000.00 | 3755273.00 | 10039.60 | ??????????T????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199300170.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb115-PT-4, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199300170
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 6.4K Feb 25 13:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 25 13:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 13:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K Feb 25 13:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 16:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:39 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 14:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 120K Feb 25 14:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 14:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 14:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 69M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-00
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-01
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-02
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-03
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-04
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-05
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-06
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-07
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-08
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-09
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-10
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-11
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-12
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-13
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-14
FORMULA_NAME RERS17pb115-PT-4-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678991290378
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb115-PT-4
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 18:28:12] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 18:28:12] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 18:28:14] [INFO ] Load time of PNML (sax parser for PT used): 1931 ms
[2023-03-16 18:28:14] [INFO ] Transformed 1399 places.
[2023-03-16 18:28:14] [INFO ] Transformed 144369 transitions.
[2023-03-16 18:28:14] [INFO ] Parsed PT model containing 1399 places and 144369 transitions and 577414 arcs in 2428 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 33 ms.
Support contains 145 out of 1399 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1399/1399 places, 144369/144369 transitions.
Ensure Unique test removed 18 places
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 1381 transition count 144369
Applied a total of 18 rules in 897 ms. Remains 1381 /1399 variables (removed 18) and now considering 144369/144369 (removed 0) transitions.
[2023-03-16 18:28:16] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2023-03-16 18:28:16] [INFO ] Computed 19 place invariants in 466 ms
[2023-03-16 18:28:25] [INFO ] Implicit Places using invariants in 9063 ms returned []
Implicit Place search using SMT only with invariants took 9094 ms to find 0 implicit places.
[2023-03-16 18:28:25] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 18:28:25] [INFO ] Invariant cache hit.
[2023-03-16 18:28:55] [INFO ] Performed 90094/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 18:29:14] [INFO ] Dead Transitions using invariants and state equation in 48882 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1381/1399 places, 144369/144369 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58907 ms. Remains : 1381/1399 places, 144369/144369 transitions.
Support contains 145 out of 1381 places after structural reductions.
[2023-03-16 18:29:19] [INFO ] Flatten gal took : 3876 ms
[2023-03-16 18:29:22] [INFO ] Flatten gal took : 3558 ms
[2023-03-16 18:29:30] [INFO ] Input system was already deterministic with 144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1696 ms. (steps per millisecond=5 ) properties (out of 61) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 186 ms. (steps per millisecond=5 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Interrupted probabilistic random walk after 8258 steps, run timeout after 9003 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 8258 steps, saw 7122 distinct states, run finished after 9004 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 57 properties.
[2023-03-16 18:29:44] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 18:29:44] [INFO ] Invariant cache hit.
[2023-03-16 18:29:45] [INFO ] [Real]Absence check using 19 positive place invariants in 19 ms returned sat
[2023-03-16 18:29:46] [INFO ] After 2361ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:57
[2023-03-16 18:29:47] [INFO ] [Nat]Absence check using 19 positive place invariants in 17 ms returned sat
[2023-03-16 18:30:11] [INFO ] After 22691ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :57
[2023-03-16 18:30:14] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 18:30:14] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 18:30:14] [INFO ] After 27504ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:57
Fused 57 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 137 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1282 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1288 ms. Remains : 1381/1381 places, 144369/144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1262 ms. (steps per millisecond=7 ) properties (out of 57) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 56) seen :0
Interrupted probabilistic random walk after 5934 steps, run timeout after 6001 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 5934 steps, saw 5074 distinct states, run finished after 6002 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 56 properties.
[2023-03-16 18:30:24] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 18:30:24] [INFO ] Invariant cache hit.
[2023-03-16 18:30:25] [INFO ] [Real]Absence check using 19 positive place invariants in 17 ms returned sat
[2023-03-16 18:30:46] [INFO ] After 22371ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:56
[2023-03-16 18:30:47] [INFO ] [Nat]Absence check using 19 positive place invariants in 17 ms returned sat
[2023-03-16 18:31:11] [INFO ] After 22301ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :56
[2023-03-16 18:31:13] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 18:31:13] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 18:31:13] [INFO ] After 26580ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:56
Fused 56 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 136 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1174 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1177 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:31:18] [INFO ] Flatten gal took : 3390 ms
[2023-03-16 18:31:21] [INFO ] Flatten gal took : 3512 ms
[2023-03-16 18:31:29] [INFO ] Input system was already deterministic with 144369 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1085 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1090 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:31:35] [INFO ] Flatten gal took : 3181 ms
[2023-03-16 18:31:39] [INFO ] Flatten gal took : 4188 ms
[2023-03-16 18:31:46] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 468 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 473 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:31:51] [INFO ] Flatten gal took : 3124 ms
[2023-03-16 18:31:54] [INFO ] Flatten gal took : 3659 ms
[2023-03-16 18:32:01] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 456 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 459 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:32:06] [INFO ] Flatten gal took : 3156 ms
[2023-03-16 18:32:09] [INFO ] Flatten gal took : 3642 ms
[2023-03-16 18:32:16] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 454 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 458 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:32:20] [INFO ] Flatten gal took : 3145 ms
[2023-03-16 18:32:24] [INFO ] Flatten gal took : 3699 ms
[2023-03-16 18:32:32] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 449 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 453 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:32:36] [INFO ] Flatten gal took : 3118 ms
[2023-03-16 18:32:40] [INFO ] Flatten gal took : 3599 ms
[2023-03-16 18:32:46] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 519 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 522 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:32:51] [INFO ] Flatten gal took : 3291 ms
[2023-03-16 18:32:54] [INFO ] Flatten gal took : 3469 ms
[2023-03-16 18:33:01] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 926 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 928 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 18:33:05] [INFO ] Flatten gal took : 3121 ms
[2023-03-16 18:33:09] [INFO ] Flatten gal took : 3598 ms
[2023-03-16 18:33:15] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 414 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 416 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:33:20] [INFO ] Flatten gal took : 3125 ms
[2023-03-16 18:33:23] [INFO ] Flatten gal took : 3628 ms
[2023-03-16 18:33:30] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 917 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 922 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 18:33:35] [INFO ] Flatten gal took : 3159 ms
[2023-03-16 18:33:39] [INFO ] Flatten gal took : 3639 ms
[2023-03-16 18:33:45] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 418 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 421 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:33:50] [INFO ] Flatten gal took : 3253 ms
[2023-03-16 18:33:53] [INFO ] Flatten gal took : 3368 ms
[2023-03-16 18:33:59] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 913 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 916 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 18:34:04] [INFO ] Flatten gal took : 3134 ms
[2023-03-16 18:34:08] [INFO ] Flatten gal took : 3644 ms
[2023-03-16 18:34:14] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 824 ms. (steps per millisecond=12 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2878 steps, run timeout after 3001 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 2878 steps, saw 2435 distinct states, run finished after 3001 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 18:34:18] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 18:34:18] [INFO ] Computed 19 place invariants in 340 ms
[2023-03-16 18:34:19] [INFO ] [Real]Absence check using 19 positive place invariants in 13 ms returned sat
[2023-03-16 18:34:39] [INFO ] After 20387ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 18:34:40] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 18:34:43] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 18:34:43] [INFO ] After 25022ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1119 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1124 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 8144 steps, including 0 resets, run visited all 2 properties in 1176 ms. (steps per millisecond=6 )
Interrupted random walk after 219571 steps, including 0 resets, run timeout after 30001 ms. (steps per millisecond=7 ) properties seen 0
Finished Best-First random walk after 680188 steps, including 2 resets, run visited all 1 properties in 3424 ms. (steps per millisecond=198 )
FORMULA RERS17pb115-PT-4-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 505 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 509 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:35:24] [INFO ] Flatten gal took : 3592 ms
[2023-03-16 18:35:28] [INFO ] Flatten gal took : 4023 ms
[2023-03-16 18:35:37] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 512 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 515 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:35:41] [INFO ] Flatten gal took : 3538 ms
[2023-03-16 18:35:46] [INFO ] Flatten gal took : 4187 ms
[2023-03-16 18:35:55] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 519 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 522 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 18:35:59] [INFO ] Flatten gal took : 3612 ms
[2023-03-16 18:36:03] [INFO ] Flatten gal took : 3864 ms
[2023-03-16 18:36:11] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1104 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1109 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 18:36:17] [INFO ] Flatten gal took : 3506 ms
[2023-03-16 18:36:20] [INFO ] Flatten gal took : 3862 ms
[2023-03-16 18:36:28] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 890 ms. (steps per millisecond=11 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 3175 steps, run timeout after 3001 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 3175 steps, saw 2689 distinct states, run finished after 3001 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 18:36:33] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 18:36:33] [INFO ] Invariant cache hit.
[2023-03-16 18:36:33] [INFO ] [Real]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 18:36:53] [INFO ] After 20199ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 18:36:54] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 18:36:58] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 18:36:58] [INFO ] After 25025ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1169 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1174 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 23615 steps, including 0 resets, run visited all 2 properties in 3064 ms. (steps per millisecond=7 )
Interrupted random walk after 264388 steps, including 0 resets, run timeout after 30001 ms. (steps per millisecond=8 ) properties seen 0
Interrupted Best-First random walk after 927885 steps, including 2 resets, run timeout after 5001 ms. (steps per millisecond=185 ) properties seen 0
Interrupted probabilistic random walk after 153166 steps, run timeout after 105008 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 153166 steps, saw 139199 distinct states, run finished after 105012 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 18:39:22] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 18:39:22] [INFO ] Invariant cache hit.
[2023-03-16 18:39:23] [INFO ] [Real]Absence check using 19 positive place invariants in 24 ms returned sat
[2023-03-16 18:39:44] [INFO ] After 20917ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 18:39:44] [INFO ] State equation strengthened by 741 read => feed constraints.
[2023-03-16 18:39:53] [INFO ] After 8601ms SMT Verify possible using 741 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-16 18:40:03] [INFO ] Deduced a trap composed of 96 places in 9478 ms of which 11 ms to minimize.
[2023-03-16 18:40:14] [INFO ] Deduced a trap composed of 40 places in 9588 ms of which 2 ms to minimize.
[2023-03-16 18:40:25] [INFO ] Deduced a trap composed of 48 places in 9555 ms of which 2 ms to minimize.
[2023-03-16 18:40:35] [INFO ] Deduced a trap composed of 128 places in 8804 ms of which 3 ms to minimize.
[2023-03-16 18:40:43] [INFO ] Deduced a trap composed of 96 places in 6641 ms of which 1 ms to minimize.
[2023-03-16 18:40:51] [INFO ] Deduced a trap composed of 72 places in 6720 ms of which 1 ms to minimize.
[2023-03-16 18:40:58] [INFO ] Deduced a trap composed of 128 places in 5590 ms of which 1 ms to minimize.
[2023-03-16 18:41:03] [INFO ] Deduced a trap composed of 128 places in 4537 ms of which 1 ms to minimize.
[2023-03-16 18:41:08] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 75331 ms
[2023-03-16 18:41:09] [INFO ] After 84716ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 18:41:09] [INFO ] After 106508ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 18:41:09] [INFO ] [Nat]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 18:41:30] [INFO ] After 21196ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 18:41:39] [INFO ] After 8633ms SMT Verify possible using 741 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 18:41:50] [INFO ] Deduced a trap composed of 96 places in 9563 ms of which 2 ms to minimize.
[2023-03-16 18:42:00] [INFO ] Deduced a trap composed of 40 places in 9313 ms of which 2 ms to minimize.
[2023-03-16 18:42:10] [INFO ] Deduced a trap composed of 48 places in 9202 ms of which 1 ms to minimize.
[2023-03-16 18:42:19] [INFO ] Deduced a trap composed of 128 places in 7676 ms of which 1 ms to minimize.
[2023-03-16 18:42:27] [INFO ] Deduced a trap composed of 96 places in 6860 ms of which 1 ms to minimize.
[2023-03-16 18:42:35] [INFO ] Deduced a trap composed of 72 places in 6654 ms of which 1 ms to minimize.
[2023-03-16 18:42:42] [INFO ] Deduced a trap composed of 128 places in 5585 ms of which 1 ms to minimize.
[2023-03-16 18:42:48] [INFO ] Deduced a trap composed of 128 places in 4681 ms of which 0 ms to minimize.
[2023-03-16 18:42:52] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 73409 ms
[2023-03-16 18:42:53] [INFO ] After 82772ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1261 ms.
[2023-03-16 18:42:54] [INFO ] After 105429ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1103 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1103 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1306 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
[2023-03-16 18:42:57] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 18:42:57] [INFO ] Invariant cache hit.
[2023-03-16 18:43:06] [INFO ] Implicit Places using invariants in 8987 ms returned []
Implicit Place search using SMT only with invariants took 8991 ms to find 0 implicit places.
[2023-03-16 18:43:06] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 18:43:06] [INFO ] Invariant cache hit.
[2023-03-16 18:43:36] [INFO ] Performed 85257/144368 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 18:43:55] [INFO ] Dead Transitions using invariants and state equation in 49310 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 59630 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 78072 steps, including 2 resets, run visited all 2 properties in 9132 ms. (steps per millisecond=8 )
Ensure Unique test removed 63131 transitions
Reduce isomorphic transitions removed 63131 transitions.
Iterating post reduction 0 with 63131 rules applied. Total rules applied 63131 place count 1380 transition count 81237
Applied a total of 63131 rules in 2765 ms. Remains 1380 /1380 variables (removed 0) and now considering 81237/144368 (removed 63131) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 18:44:08] [INFO ] Computed 19 place invariants in 370 ms
[2023-03-16 18:44:08] [INFO ] [Real]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 18:44:29] [INFO ] After 21301ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 18:44:33] [INFO ] Deduced a trap composed of 72 places in 2653 ms of which 2 ms to minimize.
[2023-03-16 18:44:36] [INFO ] Deduced a trap composed of 128 places in 1905 ms of which 0 ms to minimize.
[2023-03-16 18:44:38] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 9067 ms
[2023-03-16 18:44:39] [INFO ] After 31126ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 18:44:39] [INFO ] After 31338ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 18:44:39] [INFO ] [Nat]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 18:45:00] [INFO ] After 20632ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 18:45:04] [INFO ] Deduced a trap composed of 72 places in 2521 ms of which 1 ms to minimize.
[2023-03-16 18:45:07] [INFO ] Deduced a trap composed of 128 places in 1927 ms of which 1 ms to minimize.
[2023-03-16 18:45:09] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 8746 ms
[2023-03-16 18:45:09] [INFO ] After 30056ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1112 ms.
[2023-03-16 18:45:11] [INFO ] After 31368ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 969 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 972 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 18:45:16] [INFO ] Flatten gal took : 3577 ms
[2023-03-16 18:45:20] [INFO ] Flatten gal took : 4200 ms
[2023-03-16 18:45:28] [INFO ] Input system was already deterministic with 144368 transitions.
[2023-03-16 18:45:32] [INFO ] Flatten gal took : 3654 ms
[2023-03-16 18:45:36] [INFO ] Flatten gal took : 4010 ms
[2023-03-16 18:45:36] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-16 18:45:37] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1381 places, 144369 transitions and 577396 arcs took 293 ms.
Total runtime 1045150 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb115-PT-4
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 6619624 kB
After kill :
MemTotal: 16393216 kB
MemFree: 15936684 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 615.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 857 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 862 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 867 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 872 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 887 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 892 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 897 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 902 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 907 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 912 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 917 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 922 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 927 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 932 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 937 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 942 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 947 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 952 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 957 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 962 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 967 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 972 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 977 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 982 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 987 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 992 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 997 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1002 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1007 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1012 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1017 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1022 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1027 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1032 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1037 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1042 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1047 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1052 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1057 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1062 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1067 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1432 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1437 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1442 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1447 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1452 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1457 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1462 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1467 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1472 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1477 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1482 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1487 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 703.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1502 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1507 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1512 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1517 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1522 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1527 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1532 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1537 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1542 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1547 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1552 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1557 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1562 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1567 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1572 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1577 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1582 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1587 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1592 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1597 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1602 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1607 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1612 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1617 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1622 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1627 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1632 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1637 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1642 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1647 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1652 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1657 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1662 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1667 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1672 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1677 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1682 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1687 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1692 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1697 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1702 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1707 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1712 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1717 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1722 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1727 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1732 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1737 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1742 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1747 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1752 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1757 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1762 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1767 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1772 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1777 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1782 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1787 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1792 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1797 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1802 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1807 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1812 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1817 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1822 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1827 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1832 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1837 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1842 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1847 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1852 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1857 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1862 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1867 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1872 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1887 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1892 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1897 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1902 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1907 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1912 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1917 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1922 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1927 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1932 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1937 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1942 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1947 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1952 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1957 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1962 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1967 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1972 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1977 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1982 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1987 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1992 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1997 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2002 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2007 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2012 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2017 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2022 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2027 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2032 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2037 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2042 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2047 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2052 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2057 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2062 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2067 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2283 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 889.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-14: EF 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-4-CTLFireability-01: DISJ 0 0 0 0 2 0 0 0
RERS17pb115-PT-4-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-04: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-4-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb115-PT-4"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb115-PT-4, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199300170"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb115-PT-4.tgz
mv RERS17pb115-PT-4 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;