About the Execution of LoLa+red for RERS17pb115-PT-3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16153.932 | 3600000.00 | 3706914.00 | 11416.40 | ????????T??????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199200162.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb115-PT-3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199200162
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 4.9K Feb 25 13:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 44K Feb 25 13:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Feb 25 13:46 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 13:46 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:39 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:39 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 13:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Feb 25 13:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 13:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 13:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 69M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-00
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-01
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-02
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-03
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-04
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-05
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-06
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-07
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-08
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-09
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-10
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-11
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-12
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-13
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-14
FORMULA_NAME RERS17pb115-PT-3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678987673929
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb115-PT-3
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 17:27:55] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 17:27:55] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 17:27:57] [INFO ] Load time of PNML (sax parser for PT used): 1818 ms
[2023-03-16 17:27:57] [INFO ] Transformed 1399 places.
[2023-03-16 17:27:58] [INFO ] Transformed 144369 transitions.
[2023-03-16 17:27:58] [INFO ] Parsed PT model containing 1399 places and 144369 transitions and 577414 arcs in 2347 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 37 ms.
Support contains 261 out of 1399 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1399/1399 places, 144369/144369 transitions.
Ensure Unique test removed 18 places
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 1381 transition count 144369
Applied a total of 18 rules in 775 ms. Remains 1381 /1399 variables (removed 18) and now considering 144369/144369 (removed 0) transitions.
[2023-03-16 17:27:59] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2023-03-16 17:28:00] [INFO ] Computed 19 place invariants in 472 ms
[2023-03-16 17:28:07] [INFO ] Implicit Places using invariants in 7979 ms returned []
Implicit Place search using SMT only with invariants took 8008 ms to find 0 implicit places.
[2023-03-16 17:28:07] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 17:28:07] [INFO ] Invariant cache hit.
[2023-03-16 17:28:38] [INFO ] Performed 88923/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 17:28:56] [INFO ] Dead Transitions using invariants and state equation in 48823 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1381/1399 places, 144369/144369 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57635 ms. Remains : 1381/1399 places, 144369/144369 transitions.
Support contains 261 out of 1381 places after structural reductions.
[2023-03-16 17:29:01] [INFO ] Flatten gal took : 3523 ms
[2023-03-16 17:29:04] [INFO ] Flatten gal took : 3423 ms
[2023-03-16 17:29:12] [INFO ] Input system was already deterministic with 144369 transitions.
Support contains 257 out of 1381 places (down from 261) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1512 ms. (steps per millisecond=6 ) properties (out of 107) seen :10
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=27 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 124 ms. (steps per millisecond=8 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 97) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 97) seen :0
Running SMT prover for 97 properties.
[2023-03-16 17:29:16] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 17:29:16] [INFO ] Invariant cache hit.
[2023-03-16 17:29:18] [INFO ] [Real]Absence check using 19 positive place invariants in 18 ms returned sat
[2023-03-16 17:29:41] [INFO ] After 21475ms SMT Verify possible using state equation in real domain returned unsat :0 sat :18 real:79
[2023-03-16 17:29:43] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 17:29:43] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 17:29:43] [INFO ] After 27270ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 97 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 237 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 1380 transition count 144368
Applied a total of 1 rules in 2415 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2419 ms. Remains : 1380/1381 places, 144368/144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1220 ms. (steps per millisecond=8 ) properties (out of 97) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 93) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 93) seen :0
Interrupted probabilistic random walk after 6300 steps, run timeout after 6005 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 6300 steps, saw 5417 distinct states, run finished after 6006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 93 properties.
[2023-03-16 17:29:55] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 17:29:55] [INFO ] Computed 19 place invariants in 274 ms
[2023-03-16 17:29:57] [INFO ] [Real]Absence check using 19 positive place invariants in 16 ms returned sat
[2023-03-16 17:30:20] [INFO ] After 21389ms SMT Verify possible using state equation in real domain returned unsat :0 sat :53 real:40
[2023-03-16 17:30:20] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 17:30:21] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 17:30:21] [INFO ] After 25672ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 93 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 233 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 866 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 866 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1109 ms. (steps per millisecond=9 ) properties (out of 93) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 71 ms. (steps per millisecond=14 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 90) seen :0
Interrupted probabilistic random walk after 5788 steps, run timeout after 6003 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 5788 steps, saw 4977 distinct states, run finished after 6003 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 90 properties.
[2023-03-16 17:30:30] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 17:30:30] [INFO ] Invariant cache hit.
[2023-03-16 17:30:33] [INFO ] [Real]Absence check using 19 positive place invariants in 16 ms returned sat
[2023-03-16 17:30:55] [INFO ] After 21534ms SMT Verify possible using state equation in real domain returned unsat :0 sat :19 real:71
[2023-03-16 17:30:56] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 17:30:56] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 17:30:56] [INFO ] After 26248ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 90 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 227 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1276 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1276 ms. Remains : 1380/1380 places, 144368/144368 transitions.
[2023-03-16 17:31:02] [INFO ] Flatten gal took : 2992 ms
[2023-03-16 17:31:05] [INFO ] Flatten gal took : 3145 ms
[2023-03-16 17:31:11] [INFO ] Input system was already deterministic with 144369 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 444 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 449 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:31:16] [INFO ] Flatten gal took : 3076 ms
[2023-03-16 17:31:19] [INFO ] Flatten gal took : 3694 ms
[2023-03-16 17:31:27] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 458 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 461 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:31:31] [INFO ] Flatten gal took : 2968 ms
[2023-03-16 17:31:34] [INFO ] Flatten gal took : 3392 ms
[2023-03-16 17:31:41] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 424 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 426 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:31:46] [INFO ] Flatten gal took : 3291 ms
[2023-03-16 17:31:49] [INFO ] Flatten gal took : 3599 ms
[2023-03-16 17:31:57] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1169 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1174 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 17:32:02] [INFO ] Flatten gal took : 3023 ms
[2023-03-16 17:32:05] [INFO ] Flatten gal took : 3407 ms
[2023-03-16 17:32:12] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 613 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 619 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:32:17] [INFO ] Flatten gal took : 2975 ms
[2023-03-16 17:32:20] [INFO ] Flatten gal took : 3312 ms
[2023-03-16 17:32:27] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 426 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 434 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:32:31] [INFO ] Flatten gal took : 2947 ms
[2023-03-16 17:32:34] [INFO ] Flatten gal took : 3538 ms
[2023-03-16 17:32:42] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 920 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 926 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 17:32:46] [INFO ] Flatten gal took : 2910 ms
[2023-03-16 17:32:49] [INFO ] Flatten gal took : 3405 ms
[2023-03-16 17:32:57] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 421 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 424 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:33:01] [INFO ] Flatten gal took : 2945 ms
[2023-03-16 17:33:04] [INFO ] Flatten gal took : 3444 ms
[2023-03-16 17:33:11] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 916 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 920 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 17:33:15] [INFO ] Flatten gal took : 2989 ms
[2023-03-16 17:33:19] [INFO ] Flatten gal took : 3511 ms
[2023-03-16 17:33:26] [INFO ] Input system was already deterministic with 144368 transitions.
Finished random walk after 385 steps, including 0 resets, run visited all 1 properties in 20 ms. (steps per millisecond=19 )
FORMULA RERS17pb115-PT-3-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 426 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 430 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:33:30] [INFO ] Flatten gal took : 2932 ms
[2023-03-16 17:33:33] [INFO ] Flatten gal took : 3608 ms
[2023-03-16 17:33:40] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 433 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 438 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:33:44] [INFO ] Flatten gal took : 3015 ms
[2023-03-16 17:33:48] [INFO ] Flatten gal took : 3526 ms
[2023-03-16 17:33:54] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 423 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 426 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:33:58] [INFO ] Flatten gal took : 2932 ms
[2023-03-16 17:34:02] [INFO ] Flatten gal took : 3455 ms
[2023-03-16 17:34:09] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 438 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 441 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:34:12] [INFO ] Flatten gal took : 2910 ms
[2023-03-16 17:34:16] [INFO ] Flatten gal took : 3507 ms
[2023-03-16 17:34:23] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 404 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 408 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:34:27] [INFO ] Flatten gal took : 2859 ms
[2023-03-16 17:34:30] [INFO ] Flatten gal took : 3383 ms
[2023-03-16 17:34:37] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 494 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 497 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:34:41] [INFO ] Flatten gal took : 3094 ms
[2023-03-16 17:34:45] [INFO ] Flatten gal took : 3584 ms
[2023-03-16 17:34:52] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 434 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 437 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 17:34:56] [INFO ] Flatten gal took : 3213 ms
[2023-03-16 17:34:59] [INFO ] Flatten gal took : 3576 ms
[2023-03-16 17:35:06] [INFO ] Input system was already deterministic with 144369 transitions.
[2023-03-16 17:35:10] [INFO ] Flatten gal took : 3142 ms
[2023-03-16 17:35:13] [INFO ] Flatten gal took : 3487 ms
[2023-03-16 17:35:13] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-16 17:35:13] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1381 places, 144369 transitions and 577396 arcs took 296 ms.
Total runtime 438270 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb115-PT-3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 163748 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16272264 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 808.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 708.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1887 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1892 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1897 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1902 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1907 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1912 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1917 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1922 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1927 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1932 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1937 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1942 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1947 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1952 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1957 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1962 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1967 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1972 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1977 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1982 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1987 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1992 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1997 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2002 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2007 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2012 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2017 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2022 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2027 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2032 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2037 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2042 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2047 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2052 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2057 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2062 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2067 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2432 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2437 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2442 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2447 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2452 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2457 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2462 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2467 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2472 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2477 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2482 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2487 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2502 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2507 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2512 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2517 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2522 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2527 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2532 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2537 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2542 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2547 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2552 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2557 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2562 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2567 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2572 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-3-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
RERS17pb115-PT-3-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-3-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb115-PT-3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb115-PT-3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199200162"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb115-PT-3.tgz
mv RERS17pb115-PT-3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;