About the Execution of LoLa+red for RERS17pb115-PT-2
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11357.340 | 3600000.00 | 3730761.00 | 10420.00 | ?????????T?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199200154.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb115-PT-2, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199200154
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 6.1K Feb 25 13:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 13:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 13:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 13:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:39 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.7K Feb 25 14:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 25 14:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 25 13:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 25 13:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 69M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-00
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-01
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-02
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-03
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-04
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-05
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-06
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-07
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-08
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-09
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-10
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-11
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-12
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-13
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-14
FORMULA_NAME RERS17pb115-PT-2-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678984056545
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb115-PT-2
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 16:27:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 16:27:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 16:27:40] [INFO ] Load time of PNML (sax parser for PT used): 1991 ms
[2023-03-16 16:27:40] [INFO ] Transformed 1399 places.
[2023-03-16 16:27:40] [INFO ] Transformed 144369 transitions.
[2023-03-16 16:27:40] [INFO ] Parsed PT model containing 1399 places and 144369 transitions and 577414 arcs in 2530 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 32 ms.
Support contains 161 out of 1399 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1399/1399 places, 144369/144369 transitions.
Ensure Unique test removed 18 places
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 1381 transition count 144369
Applied a total of 18 rules in 880 ms. Remains 1381 /1399 variables (removed 18) and now considering 144369/144369 (removed 0) transitions.
[2023-03-16 16:27:42] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2023-03-16 16:27:43] [INFO ] Computed 19 place invariants in 414 ms
[2023-03-16 16:27:50] [INFO ] Implicit Places using invariants in 8198 ms returned []
Implicit Place search using SMT only with invariants took 8227 ms to find 0 implicit places.
[2023-03-16 16:27:50] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 16:27:51] [INFO ] Invariant cache hit.
[2023-03-16 16:28:21] [INFO ] Performed 91106/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 16:28:37] [INFO ] Dead Transitions using invariants and state equation in 46551 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1381/1399 places, 144369/144369 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55681 ms. Remains : 1381/1399 places, 144369/144369 transitions.
Support contains 161 out of 1381 places after structural reductions.
[2023-03-16 16:28:42] [INFO ] Flatten gal took : 3973 ms
[2023-03-16 16:28:46] [INFO ] Flatten gal took : 3831 ms
[2023-03-16 16:28:53] [INFO ] Input system was already deterministic with 144369 transitions.
Support contains 159 out of 1381 places (down from 161) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1416 ms. (steps per millisecond=7 ) properties (out of 75) seen :11
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 175 ms. (steps per millisecond=5 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=23 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 64) seen :0
Running SMT prover for 64 properties.
[2023-03-16 16:28:57] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 16:28:57] [INFO ] Invariant cache hit.
[2023-03-16 16:28:59] [INFO ] [Real]Absence check using 19 positive place invariants in 17 ms returned sat
[2023-03-16 16:29:22] [INFO ] After 22186ms SMT Verify possible using state equation in real domain returned unsat :0 sat :64
[2023-03-16 16:29:24] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 16:29:24] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 16:29:24] [INFO ] After 26540ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 64 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 136 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1077 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1082 ms. Remains : 1381/1381 places, 144369/144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1580 ms. (steps per millisecond=6 ) properties (out of 64) seen :5
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=26 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=23 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 59) seen :0
Interrupted probabilistic random walk after 5684 steps, run timeout after 6002 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 5684 steps, saw 4813 distinct states, run finished after 6003 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 59 properties.
[2023-03-16 16:29:34] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 16:29:34] [INFO ] Invariant cache hit.
[2023-03-16 16:29:36] [INFO ] [Real]Absence check using 19 positive place invariants in 18 ms returned sat
[2023-03-16 16:29:59] [INFO ] After 22458ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:57
[2023-03-16 16:30:01] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 16:30:01] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 16:30:01] [INFO ] After 26631ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 59 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 126 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1118 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1118 ms. Remains : 1381/1381 places, 144369/144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1335 ms. (steps per millisecond=7 ) properties (out of 59) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 57) seen :0
Interrupted probabilistic random walk after 5589 steps, run timeout after 6002 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 5589 steps, saw 4734 distinct states, run finished after 6002 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 57 properties.
[2023-03-16 16:30:11] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 16:30:11] [INFO ] Invariant cache hit.
[2023-03-16 16:30:12] [INFO ] [Real]Absence check using 19 positive place invariants in 18 ms returned sat
[2023-03-16 16:30:36] [INFO ] After 22275ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:55
[2023-03-16 16:30:37] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 16:30:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 16:30:37] [INFO ] After 26082ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 57 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 122 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 1085 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1085 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:30:42] [INFO ] Flatten gal took : 3300 ms
[2023-03-16 16:30:46] [INFO ] Flatten gal took : 3794 ms
[2023-03-16 16:30:53] [INFO ] Input system was already deterministic with 144369 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 463 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 466 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:30:58] [INFO ] Flatten gal took : 3413 ms
[2023-03-16 16:31:02] [INFO ] Flatten gal took : 3979 ms
[2023-03-16 16:31:09] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 543 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 547 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:31:13] [INFO ] Flatten gal took : 3203 ms
[2023-03-16 16:31:17] [INFO ] Flatten gal took : 3454 ms
[2023-03-16 16:31:25] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1294 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1301 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 16:31:30] [INFO ] Flatten gal took : 3287 ms
[2023-03-16 16:31:33] [INFO ] Flatten gal took : 3439 ms
[2023-03-16 16:31:41] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 541 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 547 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:31:46] [INFO ] Flatten gal took : 3493 ms
[2023-03-16 16:31:50] [INFO ] Flatten gal took : 3948 ms
[2023-03-16 16:31:59] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 544 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 549 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:32:03] [INFO ] Flatten gal took : 3515 ms
[2023-03-16 16:32:07] [INFO ] Flatten gal took : 3718 ms
[2023-03-16 16:32:15] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 502 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 505 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:32:20] [INFO ] Flatten gal took : 3327 ms
[2023-03-16 16:32:24] [INFO ] Flatten gal took : 3968 ms
[2023-03-16 16:32:31] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 431 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 434 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:32:35] [INFO ] Flatten gal took : 3151 ms
[2023-03-16 16:32:39] [INFO ] Flatten gal took : 3833 ms
[2023-03-16 16:32:47] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1118 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1121 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 16:32:52] [INFO ] Flatten gal took : 3432 ms
[2023-03-16 16:32:56] [INFO ] Flatten gal took : 4057 ms
[2023-03-16 16:33:05] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 486 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 490 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:33:09] [INFO ] Flatten gal took : 3184 ms
[2023-03-16 16:33:13] [INFO ] Flatten gal took : 3769 ms
[2023-03-16 16:33:21] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1014 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1018 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 16:33:26] [INFO ] Flatten gal took : 3434 ms
[2023-03-16 16:33:29] [INFO ] Flatten gal took : 3715 ms
[2023-03-16 16:33:36] [INFO ] Input system was already deterministic with 144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1058 ms. (steps per millisecond=9 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=111 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2400 steps, run timeout after 3002 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 2400 steps, saw 2017 distinct states, run finished after 3002 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 16:33:41] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 16:33:41] [INFO ] Computed 19 place invariants in 334 ms
[2023-03-16 16:33:41] [INFO ] [Real]Absence check using 19 positive place invariants in 16 ms returned sat
[2023-03-16 16:34:01] [INFO ] After 20145ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 16:34:02] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 16:34:06] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 16:34:06] [INFO ] After 25026ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 1 ms.
Support contains 2 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 976 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 979 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Finished random walk after 6716 steps, including 0 resets, run visited all 2 properties in 952 ms. (steps per millisecond=7 )
Interrupted random walk after 263838 steps, including 0 resets, run timeout after 30001 ms. (steps per millisecond=8 ) properties seen 0
Finished Best-First random walk after 644571 steps, including 1 resets, run visited all 1 properties in 3183 ms. (steps per millisecond=202 )
FORMULA RERS17pb115-PT-2-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1059 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1063 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 16:34:47] [INFO ] Flatten gal took : 3559 ms
[2023-03-16 16:34:51] [INFO ] Flatten gal took : 4002 ms
[2023-03-16 16:34:59] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 928 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 931 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 16:35:04] [INFO ] Flatten gal took : 3418 ms
[2023-03-16 16:35:07] [INFO ] Flatten gal took : 3662 ms
[2023-03-16 16:35:15] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 495 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 498 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:35:20] [INFO ] Flatten gal took : 3500 ms
[2023-03-16 16:35:24] [INFO ] Flatten gal took : 3930 ms
[2023-03-16 16:35:32] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 912 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 916 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 16:35:37] [INFO ] Flatten gal took : 3114 ms
[2023-03-16 16:35:40] [INFO ] Flatten gal took : 3298 ms
[2023-03-16 16:35:47] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 467 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 472 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:35:51] [INFO ] Flatten gal took : 3289 ms
[2023-03-16 16:35:55] [INFO ] Flatten gal took : 3714 ms
[2023-03-16 16:36:02] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 478 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 482 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 16:36:06] [INFO ] Flatten gal took : 3434 ms
[2023-03-16 16:36:10] [INFO ] Flatten gal took : 3983 ms
[2023-03-16 16:36:17] [INFO ] Input system was already deterministic with 144369 transitions.
[2023-03-16 16:36:22] [INFO ] Flatten gal took : 3669 ms
[2023-03-16 16:36:25] [INFO ] Flatten gal took : 3726 ms
[2023-03-16 16:36:25] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-16 16:36:26] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1381 places, 144369 transitions and 577396 arcs took 284 ms.
Total runtime 527875 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb115-PT-2
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 4715244 kB
After kill :
MemTotal: 16393216 kB
MemFree: 15938216 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 542.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1033 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1038 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1043 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1048 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1053 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1058 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1063 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1068 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1073 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1078 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1083 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1088 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1093 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1098 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 505.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1283 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 582.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1934 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1939 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1944 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1949 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1954 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1959 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1964 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1969 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1974 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1979 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1984 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1989 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1994 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1999 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2004 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2009 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2014 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2019 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2024 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2029 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2034 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2039 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2044 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2049 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2054 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2059 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2064 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2069 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2074 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2079 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2084 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2089 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2094 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2099 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2369 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2374 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2379 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2384 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2389 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2394 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2399 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2404 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2409 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2414 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2419 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2424 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 589.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-07: EGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-10: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-13: AGEF 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-14: DISJ 0 0 0 0 0 0 0 0
RERS17pb115-PT-2-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-2-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb115-PT-2"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb115-PT-2, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199200154"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb115-PT-2.tgz
mv RERS17pb115-PT-2 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;