Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199200108.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb114-PT-5, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199200108
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 73M
-rw-r--r-- 1 mcc users 7.2K Feb 26 04:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 04:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.8K Feb 26 04:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 26 04:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 16:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 05:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 26 05:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 04:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 04:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 73M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-00
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-01
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-02
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-03
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-04
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-05
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-06
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-07
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-08
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-09
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-10
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-11
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-12
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-13
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-14
FORMULA_NAME RERS17pb114-PT-5-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678965982456

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb114-PT-5
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 11:26:24] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 11:26:24] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 11:26:26] [INFO ] Load time of PNML (sax parser for PT used): 1867 ms
[2023-03-16 11:26:26] [INFO ] Transformed 1446 places.
[2023-03-16 11:26:26] [INFO ] Transformed 151085 transitions.
[2023-03-16 11:26:26] [INFO ] Parsed PT model containing 1446 places and 151085 transitions and 604252 arcs in 2368 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 34 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
FORMULA RERS17pb114-PT-5-LTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb114-PT-5-LTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb114-PT-5-LTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 48 out of 1446 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1446/1446 places, 151085/151085 transitions.
Ensure Unique test removed 17 places
Iterating post reduction 0 with 17 rules applied. Total rules applied 17 place count 1429 transition count 151085
Applied a total of 17 rules in 1046 ms. Remains 1429 /1446 variables (removed 17) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:26:28] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:26:29] [INFO ] Computed 18 place invariants in 413 ms
[2023-03-16 11:26:37] [INFO ] Implicit Places using invariants in 9103 ms returned []
Implicit Place search using SMT only with invariants took 9135 ms to find 0 implicit places.
[2023-03-16 11:26:37] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:26:37] [INFO ] Invariant cache hit.
[2023-03-16 11:27:08] [INFO ] Performed 95423/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:27:26] [INFO ] Dead Transitions using invariants and state equation in 48746 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1429/1446 places, 151085/151085 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58942 ms. Remains : 1429/1446 places, 151085/151085 transitions.
Support contains 48 out of 1429 places after structural reductions.
[2023-03-16 11:27:30] [INFO ] Flatten gal took : 3417 ms
[2023-03-16 11:27:34] [INFO ] Flatten gal took : 3385 ms
[2023-03-16 11:27:41] [INFO ] Input system was already deterministic with 151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1296 ms. (steps per millisecond=7 ) properties (out of 23) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Interrupted probabilistic random walk after 5026 steps, run timeout after 3001 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5026 steps, saw 4124 distinct states, run finished after 3002 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 21 properties.
[2023-03-16 11:27:47] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:27:47] [INFO ] Invariant cache hit.
[2023-03-16 11:27:47] [INFO ] [Real]Absence check using 18 positive place invariants in 19 ms returned sat
[2023-03-16 11:28:12] [INFO ] After 24256ms SMT Verify possible using state equation in real domain returned unsat :0 sat :21
[2023-03-16 11:28:14] [INFO ] State equation strengthened by 2342 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:28:14] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:28:14] [INFO ] After 27339ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 21 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 44 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1429 transition count 150573
Applied a total of 512 rules in 2007 ms. Remains 1429 /1429 variables (removed 0) and now considering 150573/151085 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2013 ms. Remains : 1429/1429 places, 150573/151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1452 ms. (steps per millisecond=6 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 21) seen :0
Interrupted probabilistic random walk after 3871 steps, run timeout after 3008 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 3871 steps, saw 3510 distinct states, run finished after 3008 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 21 properties.
[2023-03-16 11:28:21] [INFO ] Flow matrix only has 84690 transitions (discarded 65883 similar events)
// Phase 1: matrix 84690 rows 1429 cols
[2023-03-16 11:28:22] [INFO ] Computed 18 place invariants in 326 ms
[2023-03-16 11:28:22] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 11:28:47] [INFO ] After 24095ms SMT Verify possible using state equation in real domain returned unsat :0 sat :21
[2023-03-16 11:28:48] [INFO ] State equation strengthened by 2341 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:28:48] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:28:48] [INFO ] After 26630ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 21 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 44 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 150573/150573 transitions.
Applied a total of 0 rules in 1221 ms. Remains 1429 /1429 variables (removed 0) and now considering 150573/150573 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1221 ms. Remains : 1429/1429 places, 150573/150573 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 150573/150573 transitions.
Applied a total of 0 rules in 1233 ms. Remains 1429 /1429 variables (removed 0) and now considering 150573/150573 (removed 0) transitions.
[2023-03-16 11:28:51] [INFO ] Flow matrix only has 84690 transitions (discarded 65883 similar events)
[2023-03-16 11:28:51] [INFO ] Invariant cache hit.
[2023-03-16 11:28:59] [INFO ] Implicit Places using invariants in 8565 ms returned []
Implicit Place search using SMT only with invariants took 8570 ms to find 0 implicit places.
[2023-03-16 11:28:59] [INFO ] Flow matrix only has 84690 transitions (discarded 65883 similar events)
[2023-03-16 11:28:59] [INFO ] Invariant cache hit.
[2023-03-16 11:29:30] [INFO ] Performed 94015/150573 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:29:47] [INFO ] Dead Transitions using invariants and state equation in 47942 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57757 ms. Remains : 1429/1429 places, 150573/150573 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1317 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 11:29:50] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 11:29:50] [INFO ] Computed 18 place invariants in 319 ms
[2023-03-16 11:29:58] [INFO ] Implicit Places using invariants in 8603 ms returned []
Implicit Place search using SMT only with invariants took 8604 ms to find 0 implicit places.
[2023-03-16 11:29:58] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:29:58] [INFO ] Invariant cache hit.
[2023-03-16 11:30:28] [INFO ] Performed 92899/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:30:47] [INFO ] Dead Transitions using invariants and state equation in 48955 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 58882 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 171 ms :[(NOT p0)]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (GEQ s382 1) (GEQ s1349 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, colored, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null][true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 21 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-5-LTLFireability-00 finished in 59579 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((F(p1)&&X(p2)&&p0))))'
Support contains 6 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 611 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:30:48] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:30:49] [INFO ] Computed 18 place invariants in 327 ms
[2023-03-16 11:30:57] [INFO ] Implicit Places using invariants in 8905 ms returned []
Implicit Place search using SMT only with invariants took 8908 ms to find 0 implicit places.
[2023-03-16 11:30:57] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:30:57] [INFO ] Invariant cache hit.
[2023-03-16 11:31:27] [INFO ] Performed 92768/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:31:45] [INFO ] Dead Transitions using invariants and state equation in 47903 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57429 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 275 ms :[(OR (NOT p0) (NOT p1) (NOT p2)), (OR (NOT p0) (NOT p1) (NOT p2)), (OR (NOT p0) (NOT p1) (NOT p2)), true, (NOT p1), (NOT p2)]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 3}, { cond=(AND p0 (NOT p1)), acceptance={} source=2 dest: 4}, { cond=p0, acceptance={} source=2 dest: 5}], [{ cond=true, acceptance={} source=3 dest: 3}], [{ cond=(NOT p1), acceptance={} source=4 dest: 4}], [{ cond=(NOT p2), acceptance={} source=5 dest: 3}]], initial=0, aps=[p0:(AND (GEQ s320 1) (GEQ s1098 1)), p1:(OR (LT s956 1) (LT s1175 1)), p2:(OR (LT s281 1) (LT s541 1))], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 6 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-01 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-5-LTLFireability-01 finished in 58146 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(!p0) U p1))'
Support contains 6 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1196 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 11:31:47] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 11:31:47] [INFO ] Computed 18 place invariants in 288 ms
[2023-03-16 11:31:56] [INFO ] Implicit Places using invariants in 8732 ms returned []
Implicit Place search using SMT only with invariants took 8734 ms to find 0 implicit places.
[2023-03-16 11:31:56] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:31:56] [INFO ] Invariant cache hit.
[2023-03-16 11:32:26] [INFO ] Performed 97318/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:32:42] [INFO ] Dead Transitions using invariants and state equation in 46730 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 56667 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 79 ms :[(NOT p1), true, p0]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-02 automaton TGBA Formula[mat=[[{ cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=0 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={0} source=0 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=0 dest: 2}], [{ cond=true, acceptance={0} source=1 dest: 1}], [{ cond=p0, acceptance={} source=2 dest: 1}, { cond=(NOT p0), acceptance={} source=2 dest: 2}]], initial=0, aps=[p1:(AND (GEQ s453 1) (GEQ s1215 1) (GEQ s825 1) (GEQ s1219 1)), p0:(AND (GEQ s99 1) (GEQ s745 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null, null][true, true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 7 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-02 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-5-LTLFireability-02 finished in 57139 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F((p0||(p1 U X(p2))))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 604 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:32:44] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:32:44] [INFO ] Computed 18 place invariants in 252 ms
[2023-03-16 11:32:51] [INFO ] Implicit Places using invariants in 7870 ms returned []
Implicit Place search using SMT only with invariants took 7873 ms to find 0 implicit places.
[2023-03-16 11:32:51] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:32:52] [INFO ] Invariant cache hit.
[2023-03-16 11:33:22] [INFO ] Performed 99797/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:33:37] [INFO ] Dead Transitions using invariants and state equation in 45648 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 54129 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 114 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={} source=1 dest: 2}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(AND (GEQ s188 1) (GEQ s966 1)), p2:(AND (GEQ s566 1) (GEQ s726 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 4 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-5-LTLFireability-03 finished in 54616 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1135 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 11:33:39] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 11:33:39] [INFO ] Computed 18 place invariants in 321 ms
[2023-03-16 11:33:47] [INFO ] Implicit Places using invariants in 8557 ms returned []
Implicit Place search using SMT only with invariants took 8558 ms to find 0 implicit places.
[2023-03-16 11:33:47] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:33:47] [INFO ] Invariant cache hit.
[2023-03-16 11:34:17] [INFO ] Performed 95935/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:34:36] [INFO ] Dead Transitions using invariants and state equation in 48312 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 58010 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 89 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (GEQ s377 1) (GEQ s680 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 7 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-04 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-5-LTLFireability-04 finished in 58528 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(!(G(!F(G(F(!p0)))) U (!p0 U X(p1))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 562 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:34:37] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:34:37] [INFO ] Computed 18 place invariants in 286 ms
[2023-03-16 11:34:45] [INFO ] Implicit Places using invariants in 8568 ms returned []
Implicit Place search using SMT only with invariants took 8571 ms to find 0 implicit places.
[2023-03-16 11:34:45] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:34:45] [INFO ] Invariant cache hit.
[2023-03-16 11:35:15] [INFO ] Performed 96256/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:35:33] [INFO ] Dead Transitions using invariants and state equation in 48136 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57275 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 321 ms :[p1, p1, p1, (AND p0 p1), true, (AND p0 p1), p0, (AND p0 (NOT p1))]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}, { cond=(NOT p0), acceptance={} source=0 dest: 2}, { cond=true, acceptance={} source=0 dest: 3}], [{ cond=p1, acceptance={} source=1 dest: 4}], [{ cond=true, acceptance={} source=2 dest: 1}, { cond=(NOT p0), acceptance={} source=2 dest: 2}], [{ cond=true, acceptance={} source=3 dest: 3}, { cond=true, acceptance={} source=3 dest: 5}], [{ cond=true, acceptance={0} source=4 dest: 4}], [{ cond=(AND p0 p1), acceptance={} source=5 dest: 6}, { cond=p1, acceptance={} source=5 dest: 7}], [{ cond=p0, acceptance={0} source=6 dest: 6}], [{ cond=(AND p0 (NOT p1)), acceptance={} source=7 dest: 6}, { cond=(NOT p1), acceptance={} source=7 dest: 7}]], initial=0, aps=[p0:(AND (GEQ s559 1) (GEQ s687 1)), p1:(AND (GEQ s933 1) (GEQ s1240 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null, null][false, false, false, false, false, false, false, false]]
Product exploration timeout after 68210 steps with 20335 reset in 10001 ms.
Product exploration timeout after 71230 steps with 21269 reset in 10001 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (NOT p1)), true, (X (X (NOT p0))), (X (X (NOT (AND p0 p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 7 factoid took 332 ms. Reduced automaton from 8 states, 14 edges and 2 AP (stutter sensitive) to 8 states, 13 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 302 ms :[p1, p1, p1, (AND p1 p0), true, (AND p1 p0), p0, (AND p0 (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1263 ms. (steps per millisecond=7 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 110 ms. (steps per millisecond=90 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 105 ms. (steps per millisecond=95 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 109 ms. (steps per millisecond=91 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 4922 steps, run timeout after 3003 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4922 steps, saw 4044 distinct states, run finished after 3004 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 11:36:01] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:36:01] [INFO ] Invariant cache hit.
[2023-03-16 11:36:01] [INFO ] [Real]Absence check using 18 positive place invariants in 20 ms returned sat
[2023-03-16 11:36:25] [INFO ] After 23672ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:1
[2023-03-16 11:36:26] [INFO ] State equation strengthened by 2342 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:36:26] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:36:26] [INFO ] After 25166ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1429 transition count 150573
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 513 place count 1428 transition count 150572
Applied a total of 513 rules in 2858 ms. Remains 1428 /1429 variables (removed 1) and now considering 150572/151085 (removed 513) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2863 ms. Remains : 1428/1429 places, 150572/151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1323 ms. (steps per millisecond=7 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 105 ms. (steps per millisecond=95 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 101 ms. (steps per millisecond=99 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 100 ms. (steps per millisecond=100 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 3991 steps, run timeout after 3006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 3991 steps, saw 3619 distinct states, run finished after 3006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 11:36:34] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 11:36:34] [INFO ] Computed 18 place invariants in 299 ms
[2023-03-16 11:36:34] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 11:36:57] [INFO ] After 22655ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:1
[2023-03-16 11:36:58] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:36:59] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:36:59] [INFO ] After 25024ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1056 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1057 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1063 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 11:37:01] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:37:01] [INFO ] Invariant cache hit.
[2023-03-16 11:37:09] [INFO ] Implicit Places using invariants in 7901 ms returned []
Implicit Place search using SMT only with invariants took 7903 ms to find 0 implicit places.
[2023-03-16 11:37:09] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:37:09] [INFO ] Invariant cache hit.
[2023-03-16 11:37:39] [INFO ] Performed 97970/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:37:55] [INFO ] Dead Transitions using invariants and state equation in 45982 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 54961 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (NOT p1)), true, (X (X (NOT p0))), (X (X (NOT (AND p0 p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 7 factoid took 343 ms. Reduced automaton from 8 states, 13 edges and 2 AP (stutter sensitive) to 8 states, 13 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 257 ms :[p1, p1, p1, (AND p1 p0), true, (AND p1 p0), p0, (AND p0 (NOT p1))]
Stuttering acceptance computed with spot in 236 ms :[p1, p1, p1, (AND p1 p0), true, (AND p1 p0), p0, (AND p0 (NOT p1))]
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 524 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:37:57] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:37:57] [INFO ] Computed 18 place invariants in 231 ms
[2023-03-16 11:38:05] [INFO ] Implicit Places using invariants in 8514 ms returned []
Implicit Place search using SMT only with invariants took 8515 ms to find 0 implicit places.
[2023-03-16 11:38:05] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:38:05] [INFO ] Invariant cache hit.
[2023-03-16 11:38:36] [INFO ] Performed 99515/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:38:52] [INFO ] Dead Transitions using invariants and state equation in 46129 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55172 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT p0)), true, (X (X (NOT p0))), (X (X (NOT (AND p0 p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 6 factoid took 265 ms. Reduced automaton from 8 states, 13 edges and 2 AP (stutter sensitive) to 8 states, 13 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 263 ms :[p1, p1, p1, (AND p1 p0), true, (AND p1 p0), p0, (AND p0 (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 826 ms. (steps per millisecond=12 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 5199 steps, run timeout after 3005 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5199 steps, saw 4257 distinct states, run finished after 3006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 11:38:57] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:38:58] [INFO ] Invariant cache hit.
[2023-03-16 11:38:58] [INFO ] [Real]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-16 11:39:21] [INFO ] After 22780ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:1
[2023-03-16 11:39:22] [INFO ] State equation strengthened by 2342 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:39:23] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:39:23] [INFO ] After 25031ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1429 transition count 150573
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 513 place count 1428 transition count 150572
Applied a total of 513 rules in 2540 ms. Remains 1428 /1429 variables (removed 1) and now considering 150572/151085 (removed 513) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2543 ms. Remains : 1428/1429 places, 150572/151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 862 ms. (steps per millisecond=11 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 71 ms. (steps per millisecond=140 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 4422 steps, run timeout after 3006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4422 steps, saw 3992 distinct states, run finished after 3007 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 11:39:30] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 11:39:30] [INFO ] Computed 18 place invariants in 266 ms
[2023-03-16 11:39:30] [INFO ] [Real]Absence check using 18 positive place invariants in 10 ms returned sat
[2023-03-16 11:39:53] [INFO ] After 22915ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:1
[2023-03-16 11:39:54] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:39:55] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:39:55] [INFO ] After 25118ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1181 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1181 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1055 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 11:39:57] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:39:57] [INFO ] Invariant cache hit.
[2023-03-16 11:40:05] [INFO ] Implicit Places using invariants in 7971 ms returned []
Implicit Place search using SMT only with invariants took 7972 ms to find 0 implicit places.
[2023-03-16 11:40:05] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:40:05] [INFO ] Invariant cache hit.
[2023-03-16 11:40:35] [INFO ] Performed 97197/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:40:52] [INFO ] Dead Transitions using invariants and state equation in 46658 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 55703 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT p0)), true, (X (X (NOT p0))), (X (X (NOT (AND p0 p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 6 factoid took 250 ms. Reduced automaton from 8 states, 13 edges and 2 AP (stutter sensitive) to 8 states, 13 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 259 ms :[p1, p1, p1, (AND p1 p0), true, (AND p1 p0), p0, (AND p0 (NOT p1))]
Stuttering acceptance computed with spot in 245 ms :[p1, p1, p1, (AND p1 p0), true, (AND p1 p0), p0, (AND p0 (NOT p1))]
Stuttering acceptance computed with spot in 253 ms :[p1, p1, p1, (AND p1 p0), true, (AND p1 p0), p0, (AND p0 (NOT p1))]
Product exploration timeout after 77330 steps with 19219 reset in 10002 ms.
Product exploration timeout after 78760 steps with 19637 reset in 10001 ms.
Applying partial POR strategy [false, true, false, false, true, true, true, true]
Stuttering acceptance computed with spot in 263 ms :[p1, p1, p1, (AND p1 p0), true, (AND p1 p0), p0, (AND p0 (NOT p1))]
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 1219 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:41:15] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:41:15] [INFO ] Computed 18 place invariants in 258 ms
[2023-03-16 11:41:45] [INFO ] Performed 97861/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:42:02] [INFO ] Dead Transitions using invariants and state equation in 46721 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 47943 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 557 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:42:02] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:42:02] [INFO ] Invariant cache hit.
[2023-03-16 11:42:10] [INFO ] Implicit Places using invariants in 7552 ms returned []
Implicit Place search using SMT only with invariants took 7553 ms to find 0 implicit places.
[2023-03-16 11:42:10] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:42:10] [INFO ] Invariant cache hit.
[2023-03-16 11:42:40] [INFO ] Performed 98407/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:42:56] [INFO ] Dead Transitions using invariants and state equation in 46408 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 54522 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Treatment of property RERS17pb114-PT-5-LTLFireability-05 finished in 506296 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((F(p0)&&X(G(p1)))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1232 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 11:43:04] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 11:43:04] [INFO ] Computed 18 place invariants in 331 ms
[2023-03-16 11:43:12] [INFO ] Implicit Places using invariants in 8120 ms returned []
Implicit Place search using SMT only with invariants took 8124 ms to find 0 implicit places.
[2023-03-16 11:43:12] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:43:12] [INFO ] Invariant cache hit.
[2023-03-16 11:43:42] [INFO ] Performed 99518/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:43:58] [INFO ] Dead Transitions using invariants and state equation in 46116 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 55478 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 130 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p1)]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 1}, { cond=p1, acceptance={} source=2 dest: 2}, { cond=(NOT p1), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(AND (GEQ s414 1) (GEQ s767 1)), p1:(AND (GEQ s562 1) (GEQ s1423 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 8 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-5-LTLFireability-06 finished in 56056 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1269 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 11:44:00] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:44:00] [INFO ] Invariant cache hit.
[2023-03-16 11:44:08] [INFO ] Implicit Places using invariants in 7951 ms returned []
Implicit Place search using SMT only with invariants took 7952 ms to find 0 implicit places.
[2023-03-16 11:44:08] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:44:08] [INFO ] Invariant cache hit.
[2023-03-16 11:44:38] [INFO ] Performed 100812/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:44:53] [INFO ] Dead Transitions using invariants and state equation in 45139 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 54366 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 46 ms :[(NOT p0)]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(OR (LT s164 1) (LT s490 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 9122 ms.
Product exploration explored 100000 steps with 0 reset in 8359 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 97 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 28 ms :[(NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 731 ms. (steps per millisecond=13 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 4952 steps, run timeout after 3001 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4952 steps, saw 4073 distinct states, run finished after 3002 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 11:45:16] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:45:16] [INFO ] Invariant cache hit.
[2023-03-16 11:45:16] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 11:45:37] [INFO ] After 20943ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 11:45:37] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:45:41] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:45:41] [INFO ] After 25025ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1491 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1495 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 732 ms. (steps per millisecond=13 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 4818 steps, run timeout after 3004 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4818 steps, saw 4337 distinct states, run finished after 3006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 11:45:46] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 11:45:47] [INFO ] Computed 18 place invariants in 266 ms
[2023-03-16 11:45:47] [INFO ] [Real]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 11:46:08] [INFO ] After 21283ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 11:46:09] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:46:12] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:46:12] [INFO ] After 25027ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1175 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1175 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1169 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 11:46:14] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:46:14] [INFO ] Invariant cache hit.
[2023-03-16 11:46:23] [INFO ] Implicit Places using invariants in 8698 ms returned []
Implicit Place search using SMT only with invariants took 8701 ms to find 0 implicit places.
[2023-03-16 11:46:23] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:46:23] [INFO ] Invariant cache hit.
[2023-03-16 11:46:53] [INFO ] Performed 98300/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:47:09] [INFO ] Dead Transitions using invariants and state equation in 46258 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56142 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 109 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 29 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 28 ms :[(NOT p0)]
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1015 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 11:47:11] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 11:47:11] [INFO ] Computed 18 place invariants in 284 ms
[2023-03-16 11:47:19] [INFO ] Implicit Places using invariants in 8453 ms returned []
Implicit Place search using SMT only with invariants took 8454 ms to find 0 implicit places.
[2023-03-16 11:47:19] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:47:19] [INFO ] Invariant cache hit.
[2023-03-16 11:47:49] [INFO ] Performed 97282/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:48:06] [INFO ] Dead Transitions using invariants and state equation in 47164 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 56641 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 114 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 26 ms :[(NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 703 ms. (steps per millisecond=14 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 4968 steps, run timeout after 3006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4968 steps, saw 4085 distinct states, run finished after 3006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 11:48:11] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:48:11] [INFO ] Invariant cache hit.
[2023-03-16 11:48:12] [INFO ] [Real]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 11:48:32] [INFO ] After 20693ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 11:48:34] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:48:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:48:37] [INFO ] After 25018ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1352 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1355 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 634 ms. (steps per millisecond=15 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 4462 steps, run timeout after 3004 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4462 steps, saw 4027 distinct states, run finished after 3004 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 11:48:42] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 11:48:42] [INFO ] Computed 18 place invariants in 292 ms
[2023-03-16 11:48:42] [INFO ] [Real]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-16 11:49:04] [INFO ] After 21470ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 11:49:05] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:49:07] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:49:07] [INFO ] After 25024ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1085 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1086 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1082 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 11:49:10] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:49:10] [INFO ] Invariant cache hit.
[2023-03-16 11:49:18] [INFO ] Implicit Places using invariants in 8267 ms returned []
Implicit Place search using SMT only with invariants took 8267 ms to find 0 implicit places.
[2023-03-16 11:49:18] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:49:18] [INFO ] Invariant cache hit.
[2023-03-16 11:49:48] [INFO ] Performed 98439/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:50:04] [INFO ] Dead Transitions using invariants and state equation in 46236 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 55599 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 96 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 29 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 50 ms :[(NOT p0)]
Product exploration explored 100000 steps with 0 reset in 8005 ms.
Product exploration explored 100000 steps with 0 reset in 8766 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1051 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 11:50:23] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 11:50:23] [INFO ] Computed 18 place invariants in 305 ms
[2023-03-16 11:50:32] [INFO ] Implicit Places using invariants in 9720 ms returned []
Implicit Place search using SMT only with invariants took 9721 ms to find 0 implicit places.
[2023-03-16 11:50:32] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 11:50:32] [INFO ] Invariant cache hit.
[2023-03-16 11:51:02] [INFO ] Performed 94856/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:51:20] [INFO ] Dead Transitions using invariants and state equation in 48141 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 58917 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Treatment of property RERS17pb114-PT-5-LTLFireability-07 finished in 447698 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(F(p0))&&G(p1)))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 624 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:51:27] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:51:27] [INFO ] Computed 18 place invariants in 296 ms
[2023-03-16 11:51:36] [INFO ] Implicit Places using invariants in 8937 ms returned []
Implicit Place search using SMT only with invariants took 8940 ms to find 0 implicit places.
[2023-03-16 11:51:36] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:51:36] [INFO ] Invariant cache hit.
[2023-03-16 11:52:06] [INFO ] Performed 97737/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:52:24] [INFO ] Dead Transitions using invariants and state equation in 48076 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57647 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 146 ms :[(NOT p1), (OR (NOT p1) (NOT p0)), true, (OR (NOT p0) (NOT p1))]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=p1, acceptance={} source=0 dest: 0}, { cond=(NOT p1), acceptance={} source=0 dest: 2}], [{ cond=(AND p1 p0), acceptance={0} source=1 dest: 0}, { cond=(AND p1 (NOT p0)), acceptance={0} source=1 dest: 1}, { cond=(NOT p1), acceptance={0} source=1 dest: 2}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=p1, acceptance={} source=3 dest: 1}, { cond=(NOT p1), acceptance={} source=3 dest: 2}]], initial=3, aps=[p1:(OR (LT s6 1) (LT s1043 1)), p0:(AND (GEQ s732 1) (GEQ s736 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 4 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-08 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-5-LTLFireability-08 finished in 58205 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G(p0))))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 936 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:52:25] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:52:25] [INFO ] Invariant cache hit.
[2023-03-16 11:52:34] [INFO ] Implicit Places using invariants in 8636 ms returned []
Implicit Place search using SMT only with invariants took 8637 ms to find 0 implicit places.
[2023-03-16 11:52:34] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:52:34] [INFO ] Invariant cache hit.
[2023-03-16 11:53:04] [INFO ] Performed 89743/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:53:25] [INFO ] Dead Transitions using invariants and state equation in 50675 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 60256 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 154 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={} source=1 dest: 0}, { cond=p0, acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 1}], [{ cond=true, acceptance={} source=3 dest: 2}]], initial=3, aps=[p0:(OR (LT s395 1) (LT s922 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration timeout after 83820 steps with 0 reset in 10001 ms.
Product exploration explored 100000 steps with 0 reset in 8289 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [p0, (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 113 ms. Reduced automaton from 4 states, 5 edges and 1 AP (stutter sensitive) to 4 states, 5 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 139 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 968 ms. (steps per millisecond=10 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 4204 steps, run timeout after 3008 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4204 steps, saw 3492 distinct states, run finished after 3008 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 11:53:49] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:53:49] [INFO ] Invariant cache hit.
[2023-03-16 11:53:49] [INFO ] [Real]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 11:54:11] [INFO ] After 21486ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 11:54:12] [INFO ] State equation strengthened by 2342 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:54:14] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:54:14] [INFO ] After 25036ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1429 transition count 150573
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 513 place count 1428 transition count 150572
Applied a total of 513 rules in 2975 ms. Remains 1428 /1429 variables (removed 1) and now considering 150572/151085 (removed 513) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2981 ms. Remains : 1428/1429 places, 150572/151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1224 ms. (steps per millisecond=8 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 107 ms. (steps per millisecond=93 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 4489 steps, run timeout after 3005 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4489 steps, saw 4051 distinct states, run finished after 3006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 11:54:22] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 11:54:22] [INFO ] Computed 18 place invariants in 300 ms
[2023-03-16 11:54:22] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 11:54:43] [INFO ] After 20632ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 11:54:44] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:54:47] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:54:47] [INFO ] After 25032ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1082 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1084 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1084 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 11:54:49] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:54:49] [INFO ] Invariant cache hit.
[2023-03-16 11:54:58] [INFO ] Implicit Places using invariants in 8403 ms returned []
Implicit Place search using SMT only with invariants took 8404 ms to find 0 implicit places.
[2023-03-16 11:54:58] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:54:58] [INFO ] Invariant cache hit.
[2023-03-16 11:55:28] [INFO ] Performed 97515/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:55:45] [INFO ] Dead Transitions using invariants and state equation in 46675 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56180 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [p0, (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 92 ms. Reduced automaton from 4 states, 5 edges and 1 AP (stutter sensitive) to 4 states, 5 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 124 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 119 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 564 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:55:46] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:55:46] [INFO ] Computed 18 place invariants in 285 ms
[2023-03-16 11:55:54] [INFO ] Implicit Places using invariants in 8682 ms returned []
Implicit Place search using SMT only with invariants took 8685 ms to find 0 implicit places.
[2023-03-16 11:55:55] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:55:55] [INFO ] Invariant cache hit.
[2023-03-16 11:56:25] [INFO ] Performed 97397/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:56:41] [INFO ] Dead Transitions using invariants and state equation in 46754 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56007 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [p0, (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 105 ms. Reduced automaton from 4 states, 5 edges and 1 AP (stutter sensitive) to 4 states, 5 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 115 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1061 ms. (steps per millisecond=9 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 4770 steps, run timeout after 3005 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4770 steps, saw 3928 distinct states, run finished after 3005 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 11:56:47] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:56:47] [INFO ] Invariant cache hit.
[2023-03-16 11:56:47] [INFO ] [Real]Absence check using 18 positive place invariants in 13 ms returned sat
[2023-03-16 11:57:07] [INFO ] After 20243ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 11:57:08] [INFO ] State equation strengthened by 2342 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:57:12] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:57:12] [INFO ] After 25031ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1429 transition count 150573
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 513 place count 1428 transition count 150572
Applied a total of 513 rules in 2441 ms. Remains 1428 /1429 variables (removed 1) and now considering 150572/151085 (removed 513) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2445 ms. Remains : 1428/1429 places, 150572/151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 732 ms. (steps per millisecond=13 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 4727 steps, run timeout after 3003 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4727 steps, saw 4257 distinct states, run finished after 3003 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 11:57:19] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 11:57:19] [INFO ] Computed 18 place invariants in 305 ms
[2023-03-16 11:57:19] [INFO ] [Real]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 11:57:41] [INFO ] After 21366ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 11:57:42] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 11:57:44] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 11:57:44] [INFO ] After 25026ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1313 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1313 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1347 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 11:57:47] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:57:47] [INFO ] Invariant cache hit.
[2023-03-16 11:57:55] [INFO ] Implicit Places using invariants in 8669 ms returned []
Implicit Place search using SMT only with invariants took 8671 ms to find 0 implicit places.
[2023-03-16 11:57:55] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 11:57:55] [INFO ] Invariant cache hit.
[2023-03-16 11:58:26] [INFO ] Performed 98005/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:58:42] [INFO ] Dead Transitions using invariants and state equation in 46363 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56397 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [p0, (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 83 ms. Reduced automaton from 4 states, 5 edges and 1 AP (stutter sensitive) to 4 states, 5 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 107 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 99 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 101 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 0 reset in 8196 ms.
Product exploration explored 100000 steps with 0 reset in 8368 ms.
Applying partial POR strategy [true, true, false, false]
Stuttering acceptance computed with spot in 147 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 1054 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:59:00] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 11:59:01] [INFO ] Computed 18 place invariants in 353 ms
[2023-03-16 11:59:31] [INFO ] Performed 94254/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 11:59:49] [INFO ] Dead Transitions using invariants and state equation in 48879 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 49941 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 561 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 11:59:50] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:59:50] [INFO ] Invariant cache hit.
[2023-03-16 11:59:59] [INFO ] Implicit Places using invariants in 8491 ms returned []
Implicit Place search using SMT only with invariants took 8492 ms to find 0 implicit places.
[2023-03-16 11:59:59] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 11:59:59] [INFO ] Invariant cache hit.
[2023-03-16 12:00:29] [INFO ] Performed 95492/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:00:46] [INFO ] Dead Transitions using invariants and state equation in 47806 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56863 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Treatment of property RERS17pb114-PT-5-LTLFireability-09 finished in 508804 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F(G(p0))&&F(p1))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 771 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 12:00:54] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:00:54] [INFO ] Invariant cache hit.
[2023-03-16 12:01:03] [INFO ] Implicit Places using invariants in 8628 ms returned []
Implicit Place search using SMT only with invariants took 8629 ms to find 0 implicit places.
[2023-03-16 12:01:03] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:01:03] [INFO ] Invariant cache hit.
[2023-03-16 12:01:33] [INFO ] Performed 97404/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:01:49] [INFO ] Dead Transitions using invariants and state equation in 46700 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56106 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 162 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p0), (NOT p1)]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}, { cond=(NOT p1), acceptance={} source=1 dest: 3}], [{ cond=p0, acceptance={} source=2 dest: 2}, { cond=(NOT p0), acceptance={0} source=2 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p1:(AND (GEQ s971 1) (GEQ s1409 1)), p0:(OR (LT s450 1) (LT s1329 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null][false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 4 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-10 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-5-LTLFireability-10 finished in 56680 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((G(p0)||X(!p0))))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 714 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 12:01:51] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:01:51] [INFO ] Invariant cache hit.
[2023-03-16 12:01:59] [INFO ] Implicit Places using invariants in 8431 ms returned []
Implicit Place search using SMT only with invariants took 8433 ms to find 0 implicit places.
[2023-03-16 12:01:59] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:01:59] [INFO ] Invariant cache hit.
[2023-03-16 12:02:29] [INFO ] Performed 97414/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:02:46] [INFO ] Dead Transitions using invariants and state equation in 46767 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55922 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 185 ms :[true, p0, false, false, false, (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-12 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=p0, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={} source=2 dest: 4}], [{ cond=p0, acceptance={} source=3 dest: 5}], [{ cond=(NOT p0), acceptance={} source=4 dest: 1}, { cond=p0, acceptance={} source=4 dest: 3}], [{ cond=(NOT p0), acceptance={} source=5 dest: 0}, { cond=p0, acceptance={} source=5 dest: 5}]], initial=2, aps=[p0:(AND (GEQ s925 1) (GEQ s1096 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Product exploration timeout after 69150 steps with 23050 reset in 10002 ms.
Product exploration timeout after 70800 steps with 23600 reset in 10001 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X (X (NOT p0)))
Knowledge based reduction with 3 factoid took 79 ms. Reduced automaton from 6 states, 8 edges and 1 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA RERS17pb114-PT-5-LTLFireability-12 TRUE TECHNIQUES KNOWLEDGE
Treatment of property RERS17pb114-PT-5-LTLFireability-12 finished in 76890 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G((G(!p0) U X(!p1)))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1241 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 12:03:08] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 12:03:08] [INFO ] Computed 18 place invariants in 292 ms
[2023-03-16 12:03:16] [INFO ] Implicit Places using invariants in 8194 ms returned []
Implicit Place search using SMT only with invariants took 8195 ms to find 0 implicit places.
[2023-03-16 12:03:16] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 12:03:16] [INFO ] Invariant cache hit.
[2023-03-16 12:03:46] [INFO ] Performed 97921/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:04:03] [INFO ] Dead Transitions using invariants and state equation in 46487 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 55928 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 189 ms :[p1, (AND p0 p1), p1, p1, false]
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-14 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}, { cond=(NOT p0), acceptance={1} source=0 dest: 1}, { cond=(NOT p0), acceptance={0, 1} source=0 dest: 2}, { cond=p0, acceptance={0, 1} source=0 dest: 3}], [{ cond=(AND p0 p1), acceptance={0} source=1 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={1} source=1 dest: 1}, { cond=(AND p0 p1), acceptance={0, 1} source=1 dest: 3}, { cond=(AND (NOT p0) p1), acceptance={} source=1 dest: 4}], [{ cond=(AND (NOT p0) p1), acceptance={1} source=2 dest: 1}, { cond=(AND (NOT p0) p1), acceptance={0, 1} source=2 dest: 2}, { cond=(AND p0 p1), acceptance={0, 1} source=2 dest: 3}], [{ cond=p1, acceptance={0} source=3 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={1} source=3 dest: 1}, { cond=(AND (NOT p0) p1), acceptance={0, 1} source=3 dest: 2}, { cond=(AND p0 p1), acceptance={0, 1} source=3 dest: 3}], [{ cond=(AND p0 (NOT p1)), acceptance={0} source=4 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={1} source=4 dest: 1}, { cond=(AND p0 (NOT p1)), acceptance={0, 1} source=4 dest: 3}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(AND (GEQ s749 1) (GEQ s1216 1)), p1:(AND (GEQ s640 1) (GEQ s916 1))], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null, null, null][true, true, true, true, true]]
Product exploration explored 100000 steps with 39987 reset in 7088 ms.
Product exploration explored 100000 steps with 39977 reset in 5872 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND (NOT p0) p1))), (X (NOT (AND p0 p1))), (X (NOT p1)), true, (X (X (NOT p0))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND p0 p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 11 factoid took 493 ms. Reduced automaton from 5 states, 19 edges and 2 AP (stutter insensitive) to 5 states, 19 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 178 ms :[p1, (AND p0 p1), p1, p1, false]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 888 ms. (steps per millisecond=11 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=111 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 88 ms. (steps per millisecond=113 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 104 ms. (steps per millisecond=96 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 91 ms. (steps per millisecond=109 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 4258 steps, run timeout after 3008 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4258 steps, saw 3539 distinct states, run finished after 3008 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 12:04:22] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 12:04:22] [INFO ] Invariant cache hit.
[2023-03-16 12:04:23] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 12:04:43] [INFO ] After 20652ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:5
[2023-03-16 12:04:44] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:04:47] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:04:47] [INFO ] After 25036ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 6 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1343 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1347 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1025 ms. (steps per millisecond=9 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 77 ms. (steps per millisecond=129 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 4261 steps, run timeout after 3001 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4261 steps, saw 3852 distinct states, run finished after 3002 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 12:04:54] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 12:04:54] [INFO ] Computed 18 place invariants in 285 ms
[2023-03-16 12:04:54] [INFO ] [Real]Absence check using 18 positive place invariants in 13 ms returned sat
[2023-03-16 12:05:15] [INFO ] After 20925ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:5
[2023-03-16 12:05:16] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:05:19] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:05:19] [INFO ] After 25021ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 6 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1064 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1064 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1075 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 12:05:21] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 12:05:21] [INFO ] Invariant cache hit.
[2023-03-16 12:05:30] [INFO ] Implicit Places using invariants in 8553 ms returned []
Implicit Place search using SMT only with invariants took 8556 ms to find 0 implicit places.
[2023-03-16 12:05:30] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 12:05:30] [INFO ] Invariant cache hit.
[2023-03-16 12:06:00] [INFO ] Performed 97318/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:06:16] [INFO ] Dead Transitions using invariants and state equation in 46528 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56174 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND (NOT p0) p1))), (X (NOT (AND p0 p1))), (X (NOT p1)), true, (X (X (NOT p0))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND p0 p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 11 factoid took 515 ms. Reduced automaton from 5 states, 19 edges and 2 AP (stutter insensitive) to 5 states, 19 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 186 ms :[p1, (AND p0 p1), p1, p1, false]
Stuttering acceptance computed with spot in 187 ms :[p1, (AND p0 p1), p1, p1, false]
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1056 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 12:06:19] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 12:06:19] [INFO ] Computed 18 place invariants in 292 ms
[2023-03-16 12:06:28] [INFO ] Implicit Places using invariants in 9297 ms returned []
Implicit Place search using SMT only with invariants took 9297 ms to find 0 implicit places.
[2023-03-16 12:06:28] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 12:06:28] [INFO ] Invariant cache hit.
[2023-03-16 12:06:58] [INFO ] Performed 96790/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:07:15] [INFO ] Dead Transitions using invariants and state equation in 46837 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 57195 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND (NOT p0) p1))), (X (NOT (AND p0 p1))), (X (NOT p1)), true, (X (X (NOT p0))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND p0 p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 11 factoid took 518 ms. Reduced automaton from 5 states, 19 edges and 2 AP (stutter insensitive) to 5 states, 19 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 186 ms :[p1, (AND p0 p1), p1, p1, false]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 934 ms. (steps per millisecond=10 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 77 ms. (steps per millisecond=129 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 4658 steps, run timeout after 3005 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4658 steps, saw 3845 distinct states, run finished after 3005 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 12:07:21] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 12:07:21] [INFO ] Invariant cache hit.
[2023-03-16 12:07:22] [INFO ] [Real]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 12:07:43] [INFO ] After 21176ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:5
[2023-03-16 12:07:44] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:07:46] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:07:46] [INFO ] After 25037ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 6 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1677 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1680 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1039 ms. (steps per millisecond=9 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 105 ms. (steps per millisecond=95 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 101 ms. (steps per millisecond=99 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 117 ms. (steps per millisecond=85 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 4301 steps, run timeout after 3001 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 4301 steps, saw 3887 distinct states, run finished after 3002 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 12:07:53] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 12:07:53] [INFO ] Computed 18 place invariants in 290 ms
[2023-03-16 12:07:54] [INFO ] [Real]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 12:08:15] [INFO ] After 20912ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:5
[2023-03-16 12:08:15] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:08:18] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:08:18] [INFO ] After 25018ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 6 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1162 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1163 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1089 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 12:08:21] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 12:08:21] [INFO ] Invariant cache hit.
[2023-03-16 12:08:29] [INFO ] Implicit Places using invariants in 8671 ms returned []
Implicit Place search using SMT only with invariants took 8674 ms to find 0 implicit places.
[2023-03-16 12:08:29] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 12:08:29] [INFO ] Invariant cache hit.
[2023-03-16 12:09:00] [INFO ] Performed 97762/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:09:16] [INFO ] Dead Transitions using invariants and state equation in 46796 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56571 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND (NOT p0) p1))), (X (NOT (AND p0 p1))), (X (NOT p1)), true, (X (X (NOT p0))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND p0 p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 11 factoid took 600 ms. Reduced automaton from 5 states, 19 edges and 2 AP (stutter insensitive) to 5 states, 19 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 179 ms :[p1, (AND p0 p1), p1, p1, false]
Stuttering acceptance computed with spot in 157 ms :[p1, (AND p0 p1), p1, p1, false]
Stuttering acceptance computed with spot in 191 ms :[p1, (AND p0 p1), p1, p1, false]
Product exploration explored 100000 steps with 40013 reset in 5993 ms.
Product exploration explored 100000 steps with 40028 reset in 5374 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1019 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 12:09:30] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 12:09:30] [INFO ] Computed 18 place invariants in 284 ms
[2023-03-16 12:09:39] [INFO ] Implicit Places using invariants in 8801 ms returned []
Implicit Place search using SMT only with invariants took 8802 ms to find 0 implicit places.
[2023-03-16 12:09:39] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 12:09:39] [INFO ] Invariant cache hit.
[2023-03-16 12:10:09] [INFO ] Performed 98874/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:10:25] [INFO ] Dead Transitions using invariants and state equation in 46154 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 55978 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Treatment of property RERS17pb114-PT-5-LTLFireability-14 finished in 444571 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(!(G(!F(G(F(!p0)))) U (!p0 U X(p1))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G(p0))))'
Found a Lengthening insensitive property : RERS17pb114-PT-5-LTLFireability-09
Stuttering acceptance computed with spot in 113 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1281 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 12:10:33] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 12:10:33] [INFO ] Invariant cache hit.
[2023-03-16 12:10:42] [INFO ] Implicit Places using invariants in 8965 ms returned []
Implicit Place search using SMT only with invariants took 8966 ms to find 0 implicit places.
[2023-03-16 12:10:42] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 12:10:42] [INFO ] Invariant cache hit.
[2023-03-16 12:11:12] [INFO ] Performed 98776/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:11:28] [INFO ] Dead Transitions using invariants and state equation in 46046 ms found 0 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 56298 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Running random walk in product with property : RERS17pb114-PT-5-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={} source=1 dest: 0}, { cond=p0, acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 1}], [{ cond=true, acceptance={} source=3 dest: 2}]], initial=3, aps=[p0:(OR (LT s395 1) (LT s922 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak, sl-invariant], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 48526 steps with 0 reset in 3871 ms.
Treatment of property RERS17pb114-PT-5-LTLFireability-09 finished in 60761 ms.
FORMULA RERS17pb114-PT-5-LTLFireability-09 FALSE TECHNIQUES LENGTHENING_INSENSITIVE
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G((G(!p0) U X(!p1)))))'
[2023-03-16 12:11:36] [INFO ] Flatten gal took : 3066 ms
[2023-03-16 12:11:36] [INFO ] Export to MCC of 4 properties in file /home/mcc/execution/LTLFireability.sr.xml took 1 ms.
[2023-03-16 12:11:36] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1429 places, 151085 transitions and 604235 arcs took 275 ms.
Total runtime 2712343 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb114-PT-5
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
LTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 14426904 kB
After kill :
MemTotal: 16393216 kB
MemFree: 15900512 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 24 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 29 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 34 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 39 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 44 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 49 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 54 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 59 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 64 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 69 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 74 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 79 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 84 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 89 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 94 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 99 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 369 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 374 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 379 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 384 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 389 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 394 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 399 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 404 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 409 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 414 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 419 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 424 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 444 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 449 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 454 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 459 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 464 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 469 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 474 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 479 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 484 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 489 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 494 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 499 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 504 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 509 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 514 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 519 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 524 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 529 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 534 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 539 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 544 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 549 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 554 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 559 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 564 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 569 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 574 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 579 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 584 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 589 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
lola: Created skeleton in 574.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 594 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 599 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 604 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 609 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 614 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 619 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 624 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 629 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 634 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 639 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 644 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 649 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 654 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 659 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 664 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 669 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 674 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 679 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 684 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 689 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 694 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 699 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 704 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 709 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 714 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 719 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 724 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 729 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 734 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 739 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 744 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 749 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 754 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 759 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 764 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 769 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 774 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 779 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 784 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 789 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 794 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 799 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 804 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 809 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 814 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 819 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 824 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 829 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 834 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 839 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 844 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 849 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 879 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-5-LTLFireability-05: CONJ 0 0 0 0 1 0 0 0
RERS17pb114-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 884 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 4
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb114-PT-5-LTLFireability-05: CONJ unknown CONJ
RERS17pb114-PT-5-LTLFireability-07: LTL unknown AGGR
RERS17pb114-PT-5-LTLFireability-09: LTL unknown AGGR
RERS17pb114-PT-5-LTLFireability-14: LTL unknown AGGR


Time elapsed: 885 secs. Pages in use: 0

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb114-PT-5"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb114-PT-5, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199200108"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb114-PT-5.tgz
mv RERS17pb114-PT-5 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;