Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199100042.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb113-PT-6, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199100042
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.0K Feb 26 18:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K Feb 26 18:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 26 18:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 26 18:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.8K Feb 26 18:25 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 26 18:25 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 18:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 18:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-00
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-01
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-02
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-03
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-04
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-05
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-06
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-07
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-08
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-09
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-10
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-11
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-12
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-13
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-14
FORMULA_NAME RERS17pb113-PT-6-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678941541241

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-6
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 04:39:02] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 04:39:02] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 04:39:03] [INFO ] Load time of PNML (sax parser for PT used): 566 ms
[2023-03-16 04:39:03] [INFO ] Transformed 639 places.
[2023-03-16 04:39:03] [INFO ] Transformed 31353 transitions.
[2023-03-16 04:39:03] [INFO ] Parsed PT model containing 639 places and 31353 transitions and 125418 arcs in 949 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 16 ms.
Support contains 168 out of 639 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 639/639 places, 31353/31353 transitions.
Ensure Unique test removed 12 places
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 627 transition count 31353
Applied a total of 12 rules in 190 ms. Remains 627 /639 variables (removed 12) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:39:04] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:39:04] [INFO ] Computed 13 place invariants in 116 ms
[2023-03-16 04:39:06] [INFO ] Implicit Places using invariants in 2082 ms returned []
Implicit Place search using SMT only with invariants took 2108 ms to find 0 implicit places.
[2023-03-16 04:39:06] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:39:06] [INFO ] Invariant cache hit.
[2023-03-16 04:39:15] [INFO ] Dead Transitions using invariants and state equation in 8837 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 627/639 places, 31353/31353 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11148 ms. Remains : 627/639 places, 31353/31353 transitions.
Support contains 168 out of 627 places after structural reductions.
[2023-03-16 04:39:16] [INFO ] Flatten gal took : 926 ms
[2023-03-16 04:39:17] [INFO ] Flatten gal took : 839 ms
[2023-03-16 04:39:19] [INFO ] Input system was already deterministic with 31353 transitions.
Support contains 165 out of 627 places (down from 168) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 676 ms. (steps per millisecond=14 ) properties (out of 72) seen :19
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 53) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :0
Running SMT prover for 53 properties.
[2023-03-16 04:39:20] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:39:20] [INFO ] Invariant cache hit.
[2023-03-16 04:39:21] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:39:44] [INFO ] After 23444ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:53
[2023-03-16 04:39:45] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:40:09] [INFO ] After 23893ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :52
[2023-03-16 04:40:09] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:40:09] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:40:09] [INFO ] After 25269ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:53
Fused 53 Parikh solutions to 13 different solutions.
Parikh walk visited 0 properties in 93 ms.
Support contains 124 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 284 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 286 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 520 ms. (steps per millisecond=19 ) properties (out of 53) seen :5
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=22 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 48) seen :0
Running SMT prover for 48 properties.
[2023-03-16 04:40:11] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:40:11] [INFO ] Invariant cache hit.
[2023-03-16 04:40:12] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:40:36] [INFO ] After 24264ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:47
[2023-03-16 04:40:37] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:40:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:40:37] [INFO ] After 25468ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 48 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 109 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 280 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 280 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 625 ms. (steps per millisecond=16 ) properties (out of 48) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Interrupted probabilistic random walk after 21823 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 21823 steps, saw 19762 distinct states, run finished after 3002 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 46 properties.
[2023-03-16 04:40:41] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:40:41] [INFO ] Invariant cache hit.
[2023-03-16 04:40:42] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:41:07] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:41:07] [INFO ] After 25033ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 46 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 105 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 173 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 174 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:41:07] [INFO ] Flatten gal took : 588 ms
[2023-03-16 04:41:08] [INFO ] Flatten gal took : 659 ms
[2023-03-16 04:41:10] [INFO ] Input system was already deterministic with 31353 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 222 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 223 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 04:41:11] [INFO ] Flatten gal took : 606 ms
[2023-03-16 04:41:11] [INFO ] Flatten gal took : 608 ms
[2023-03-16 04:41:13] [INFO ] Input system was already deterministic with 31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 311 ms. (steps per millisecond=32 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 26718 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 26718 steps, saw 24139 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:41:16] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:41:16] [INFO ] Computed 13 place invariants in 80 ms
[2023-03-16 04:41:16] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:41:31] [INFO ] After 14826ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:41:31] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:41:47] [INFO ] After 15678ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:41:47] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:41:56] [INFO ] After 8869ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:41:56] [INFO ] After 9149ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:41:56] [INFO ] After 25031ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 4 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 195 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 196 ms. Remains : 626/626 places, 31352/31352 transitions.
Finished random walk after 2247 steps, including 0 resets, run visited all 2 properties in 121 ms. (steps per millisecond=18 )
Finished random walk after 7565 steps, including 0 resets, run visited all 1 properties in 222 ms. (steps per millisecond=34 )
FORMULA RERS17pb113-PT-6-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 69 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 69 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:41:57] [INFO ] Flatten gal took : 561 ms
[2023-03-16 04:41:58] [INFO ] Flatten gal took : 649 ms
[2023-03-16 04:41:59] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 70 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 71 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:42:00] [INFO ] Flatten gal took : 558 ms
[2023-03-16 04:42:01] [INFO ] Flatten gal took : 647 ms
[2023-03-16 04:42:02] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 70 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:42:03] [INFO ] Flatten gal took : 562 ms
[2023-03-16 04:42:03] [INFO ] Flatten gal took : 649 ms
[2023-03-16 04:42:05] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 75 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 76 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:42:06] [INFO ] Flatten gal took : 630 ms
[2023-03-16 04:42:06] [INFO ] Flatten gal took : 746 ms
[2023-03-16 04:42:08] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 208 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 209 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 04:42:09] [INFO ] Flatten gal took : 637 ms
[2023-03-16 04:42:10] [INFO ] Flatten gal took : 746 ms
[2023-03-16 04:42:12] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 83 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 84 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:42:13] [INFO ] Flatten gal took : 590 ms
[2023-03-16 04:42:13] [INFO ] Flatten gal took : 619 ms
[2023-03-16 04:42:15] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 184 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 185 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 04:42:16] [INFO ] Flatten gal took : 625 ms
[2023-03-16 04:42:16] [INFO ] Flatten gal took : 677 ms
[2023-03-16 04:42:18] [INFO ] Input system was already deterministic with 31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 336 ms. (steps per millisecond=29 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 26486 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 26486 steps, saw 23929 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:42:21] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:42:21] [INFO ] Invariant cache hit.
[2023-03-16 04:42:22] [INFO ] [Real]Absence check using 13 positive place invariants in 10 ms returned sat
[2023-03-16 04:42:35] [INFO ] After 13458ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:42:35] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:42:47] [INFO ] After 12352ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:42:47] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:42:55] [INFO ] After 7221ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:42:56] [INFO ] Deduced a trap composed of 64 places in 571 ms of which 5 ms to minimize.
[2023-03-16 04:42:56] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1430 ms
[2023-03-16 04:42:56] [INFO ] After 9061ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 707 ms.
[2023-03-16 04:42:57] [INFO ] After 22298ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 5 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 162 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 165 ms. Remains : 626/626 places, 31352/31352 transitions.
Finished random walk after 754 steps, including 0 resets, run visited all 2 properties in 17 ms. (steps per millisecond=44 )
Finished random walk after 82856 steps, including 0 resets, run visited all 1 properties in 2903 ms. (steps per millisecond=28 )
FORMULA RERS17pb113-PT-6-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 166 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 167 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 04:43:01] [INFO ] Flatten gal took : 637 ms
[2023-03-16 04:43:02] [INFO ] Flatten gal took : 748 ms
[2023-03-16 04:43:04] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 188 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 189 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 04:43:05] [INFO ] Flatten gal took : 631 ms
[2023-03-16 04:43:05] [INFO ] Flatten gal took : 751 ms
[2023-03-16 04:43:07] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 186 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 187 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 04:43:08] [INFO ] Flatten gal took : 640 ms
[2023-03-16 04:43:09] [INFO ] Flatten gal took : 753 ms
[2023-03-16 04:43:10] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 176 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 177 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:43:11] [INFO ] Flatten gal took : 562 ms
[2023-03-16 04:43:12] [INFO ] Flatten gal took : 647 ms
[2023-03-16 04:43:13] [INFO ] Input system was already deterministic with 31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 282 ms. (steps per millisecond=35 ) properties (out of 1) seen :0
Finished Best-First random walk after 5089 steps, including 1 resets, run visited all 1 properties in 13 ms. (steps per millisecond=391 )
FORMULA RERS17pb113-PT-6-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 166 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 167 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 04:43:14] [INFO ] Flatten gal took : 563 ms
[2023-03-16 04:43:15] [INFO ] Flatten gal took : 663 ms
[2023-03-16 04:43:17] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 78 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 79 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:43:18] [INFO ] Flatten gal took : 631 ms
[2023-03-16 04:43:18] [INFO ] Flatten gal took : 746 ms
[2023-03-16 04:43:20] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 75 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 76 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:43:21] [INFO ] Flatten gal took : 631 ms
[2023-03-16 04:43:21] [INFO ] Flatten gal took : 748 ms
[2023-03-16 04:43:23] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 78 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 79 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 04:43:24] [INFO ] Flatten gal took : 640 ms
[2023-03-16 04:43:25] [INFO ] Flatten gal took : 745 ms
[2023-03-16 04:43:26] [INFO ] Input system was already deterministic with 31353 transitions.
[2023-03-16 04:43:27] [INFO ] Flatten gal took : 625 ms
[2023-03-16 04:43:28] [INFO ] Flatten gal took : 648 ms
[2023-03-16 04:43:28] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-16 04:43:28] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 627 places, 31353 transitions and 125406 arcs took 87 ms.
Total runtime 265397 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb113-PT-6
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/365
CTLFireability

BK_STOP 1678942134476

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/365/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/365/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/365/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 28 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 33 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 38 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 43 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 48 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 53 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 58 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 63 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 68 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 12.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 73 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 78 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 83 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 88 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 93 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 98 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 57.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 54.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 18.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 19.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 37 (type EXCL) for 36 RERS17pb113-PT-6-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-6-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-08: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-10: EFEG 0 1 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-6-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 0/255 1/32 RERS17pb113-PT-6-CTLFireability-15 2900 m, 580 m/sec, 2899 t fired, .

Time elapsed: 283 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 510 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-6"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb113-PT-6, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199100042"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-6.tgz
mv RERS17pb113-PT-6 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;