Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199100036.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb113-PT-5, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199100036
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.5K Feb 26 18:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 18:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 18:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 26 18:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 18:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 18:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 18:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 26 18:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-5-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678939215136

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-5
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 04:00:16] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 04:00:16] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 04:00:17] [INFO ] Load time of PNML (sax parser for PT used): 722 ms
[2023-03-16 04:00:17] [INFO ] Transformed 639 places.
[2023-03-16 04:00:17] [INFO ] Transformed 31353 transitions.
[2023-03-16 04:00:17] [INFO ] Parsed PT model containing 639 places and 31353 transitions and 125418 arcs in 912 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 15 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 5 formulas.
FORMULA RERS17pb113-PT-5-LTLFireability-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-5-LTLFireability-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-5-LTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-5-LTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-5-LTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 52 out of 639 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 639/639 places, 31353/31353 transitions.
Ensure Unique test removed 12 places
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 627 transition count 31353
Applied a total of 12 rules in 270 ms. Remains 627 /639 variables (removed 12) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:00:18] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:00:18] [INFO ] Computed 13 place invariants in 120 ms
[2023-03-16 04:00:20] [INFO ] Implicit Places using invariants in 2303 ms returned []
Implicit Place search using SMT only with invariants took 2333 ms to find 0 implicit places.
[2023-03-16 04:00:20] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:00:20] [INFO ] Invariant cache hit.
[2023-03-16 04:00:29] [INFO ] Dead Transitions using invariants and state equation in 9268 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 627/639 places, 31353/31353 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11881 ms. Remains : 627/639 places, 31353/31353 transitions.
Support contains 52 out of 627 places after structural reductions.
[2023-03-16 04:00:31] [INFO ] Flatten gal took : 950 ms
[2023-03-16 04:00:32] [INFO ] Flatten gal took : 812 ms
[2023-03-16 04:00:33] [INFO ] Input system was already deterministic with 31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 812 ms. (steps per millisecond=12 ) properties (out of 27) seen :12
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Running SMT prover for 15 properties.
[2023-03-16 04:00:35] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:00:35] [INFO ] Invariant cache hit.
[2023-03-16 04:00:35] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:01:00] [INFO ] After 24562ms SMT Verify possible using state equation in real domain returned unsat :0 sat :9 real:5
[2023-03-16 04:01:00] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:01:00] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:01:00] [INFO ] After 25404ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 15 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 31 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 343 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 346 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 538 ms. (steps per millisecond=18 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Interrupted probabilistic random walk after 23435 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 23435 steps, saw 21161 distinct states, run finished after 3004 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 15 properties.
[2023-03-16 04:01:04] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:01:04] [INFO ] Invariant cache hit.
[2023-03-16 04:01:05] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:01:29] [INFO ] After 24637ms SMT Verify possible using state equation in real domain returned unsat :0 sat :5 real:9
[2023-03-16 04:01:30] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:01:30] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:01:30] [INFO ] After 25192ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 15 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 31 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 224 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 224 ms. Remains : 627/627 places, 31353/31353 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 209 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:01:30] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:01:30] [INFO ] Invariant cache hit.
[2023-03-16 04:01:32] [INFO ] Implicit Places using invariants in 1996 ms returned []
Implicit Place search using SMT only with invariants took 2001 ms to find 0 implicit places.
[2023-03-16 04:01:32] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:01:32] [INFO ] Invariant cache hit.
[2023-03-16 04:01:41] [INFO ] Dead Transitions using invariants and state equation in 8763 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10978 ms. Remains : 627/627 places, 31353/31353 transitions.
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 627 transition count 18326
Applied a total of 13027 rules in 666 ms. Remains 627 /627 variables (removed 0) and now considering 18326/31353 (removed 13027) transitions.
Running SMT prover for 15 properties.
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:01:42] [INFO ] Computed 13 place invariants in 75 ms
[2023-03-16 04:01:42] [INFO ] [Real]Absence check using 13 positive place invariants in 14 ms returned sat
[2023-03-16 04:02:19] [INFO ] After 37700ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-03-16 04:02:20] [INFO ] [Nat]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:02:51] [INFO ] After 31468ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-03-16 04:03:06] [INFO ] After 46228ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 8006 ms.
[2023-03-16 04:03:14] [INFO ] After 54626ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Computed a total of 1 stabilizing places and 1 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F(p0) U X(!p1))))'
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 76 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:03:15] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:03:15] [INFO ] Computed 13 place invariants in 71 ms
[2023-03-16 04:03:17] [INFO ] Implicit Places using invariants in 2148 ms returned []
Implicit Place search using SMT only with invariants took 2149 ms to find 0 implicit places.
[2023-03-16 04:03:17] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:03:17] [INFO ] Invariant cache hit.
[2023-03-16 04:03:26] [INFO ] Dead Transitions using invariants and state equation in 9146 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11373 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 364 ms :[p1, p1, p1, (AND (NOT p0) p1), (NOT p0)]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}, { cond=(NOT p0), acceptance={} source=1 dest: 3}], [{ cond=p1, acceptance={} source=2 dest: 2}, { cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 3}], [{ cond=(AND (NOT p0) p1), acceptance={} source=3 dest: 4}], [{ cond=(NOT p0), acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(AND (GEQ s113 1) (GEQ s295 1)), p1:(AND (GEQ s589 1) (GEQ s595 1))], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 33333 reset in 4499 ms.
Product exploration explored 100000 steps with 33333 reset in 4228 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X (X (NOT p1)))
Knowledge based reduction with 4 factoid took 143 ms. Reduced automaton from 5 states, 7 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA RERS17pb113-PT-5-LTLFireability-01 TRUE TECHNIQUES KNOWLEDGE
Treatment of property RERS17pb113-PT-5-LTLFireability-01 finished in 20881 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 196 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:03:36] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:03:36] [INFO ] Invariant cache hit.
[2023-03-16 04:03:37] [INFO ] Implicit Places using invariants in 1797 ms returned []
Implicit Place search using SMT only with invariants took 1800 ms to find 0 implicit places.
[2023-03-16 04:03:37] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:03:37] [INFO ] Invariant cache hit.
[2023-03-16 04:03:46] [INFO ] Dead Transitions using invariants and state equation in 8808 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10808 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 44 ms :[(NOT p0)]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (GEQ s180 1) (GEQ s389 1) (GEQ s252 1) (GEQ s553 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 3377 ms.
Product exploration explored 100000 steps with 0 reset in 3516 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 129 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 36 ms :[(NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 265 ms. (steps per millisecond=37 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25187 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25187 steps, saw 22723 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:03:57] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:03:57] [INFO ] Invariant cache hit.
[2023-03-16 04:03:57] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:04:14] [INFO ] After 16883ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:04:14] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:04:30] [INFO ] After 16268ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:04:30] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:04:39] [INFO ] After 8443ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:04:39] [INFO ] After 25031ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 20 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 188 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 189 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 311 ms. (steps per millisecond=32 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25409 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25409 steps, saw 22922 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:04:42] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:04:42] [INFO ] Invariant cache hit.
[2023-03-16 04:04:43] [INFO ] [Real]Absence check using 13 positive place invariants in 9 ms returned sat
[2023-03-16 04:04:59] [INFO ] After 17159ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:05:00] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:05:16] [INFO ] After 15950ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:05:16] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:05:25] [INFO ] After 8836ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:05:25] [INFO ] After 25036ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 13 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 181 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 181 ms. Remains : 627/627 places, 31353/31353 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 167 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:05:25] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:05:25] [INFO ] Invariant cache hit.
[2023-03-16 04:05:27] [INFO ] Implicit Places using invariants in 1798 ms returned []
Implicit Place search using SMT only with invariants took 1807 ms to find 0 implicit places.
[2023-03-16 04:05:27] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:05:27] [INFO ] Invariant cache hit.
[2023-03-16 04:05:35] [INFO ] Dead Transitions using invariants and state equation in 8742 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10725 ms. Remains : 627/627 places, 31353/31353 transitions.
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 125 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 41 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 49 ms :[(NOT p0)]
[2023-03-16 04:05:36] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:05:36] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 172 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:05:51] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:05:51] [INFO ] Invariant cache hit.
[2023-03-16 04:05:53] [INFO ] Implicit Places using invariants in 1995 ms returned []
Implicit Place search using SMT only with invariants took 1996 ms to find 0 implicit places.
[2023-03-16 04:05:53] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:05:53] [INFO ] Invariant cache hit.
[2023-03-16 04:06:02] [INFO ] Dead Transitions using invariants and state equation in 8944 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11130 ms. Remains : 627/627 places, 31353/31353 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 123 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 39 ms :[(NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 298 ms. (steps per millisecond=33 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 24970 steps, run timeout after 3002 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24970 steps, saw 22527 distinct states, run finished after 3004 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:06:06] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:06:06] [INFO ] Invariant cache hit.
[2023-03-16 04:06:06] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:06:22] [INFO ] After 15786ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:06:22] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:06:37] [INFO ] After 15637ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:06:37] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:06:47] [INFO ] After 9181ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:06:47] [INFO ] After 25035ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 13 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 169 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 170 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 308 ms. (steps per millisecond=32 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25341 steps, run timeout after 3002 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25341 steps, saw 22862 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:06:50] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:06:50] [INFO ] Invariant cache hit.
[2023-03-16 04:06:50] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:07:08] [INFO ] After 17508ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:07:08] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:07:24] [INFO ] After 15963ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:07:24] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:07:33] [INFO ] After 8862ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:07:33] [INFO ] After 25037ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 11 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 201 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 202 ms. Remains : 627/627 places, 31353/31353 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 200 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:07:33] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:07:33] [INFO ] Invariant cache hit.
[2023-03-16 04:07:35] [INFO ] Implicit Places using invariants in 2071 ms returned []
Implicit Place search using SMT only with invariants took 2072 ms to find 0 implicit places.
[2023-03-16 04:07:35] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:07:35] [INFO ] Invariant cache hit.
[2023-03-16 04:07:44] [INFO ] Dead Transitions using invariants and state equation in 8899 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11176 ms. Remains : 627/627 places, 31353/31353 transitions.
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 118 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 32 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 33 ms :[(NOT p0)]
[2023-03-16 04:07:44] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:07:45] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 49 ms :[(NOT p0)]
Product exploration explored 100000 steps with 0 reset in 3090 ms.
Product exploration explored 100000 steps with 0 reset in 3229 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 150 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:08:06] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:08:06] [INFO ] Invariant cache hit.
[2023-03-16 04:08:08] [INFO ] Implicit Places using invariants in 1717 ms returned []
Implicit Place search using SMT only with invariants took 1718 ms to find 0 implicit places.
[2023-03-16 04:08:08] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:08:08] [INFO ] Invariant cache hit.
[2023-03-16 04:08:17] [INFO ] Dead Transitions using invariants and state equation in 8834 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10705 ms. Remains : 627/627 places, 31353/31353 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-03 finished in 282837 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(X(((X(G(p0))&&G(p1)) U !p2)))))'
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 68 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:08:18] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:08:18] [INFO ] Invariant cache hit.
[2023-03-16 04:08:20] [INFO ] Implicit Places using invariants in 1903 ms returned []
Implicit Place search using SMT only with invariants took 1913 ms to find 0 implicit places.
[2023-03-16 04:08:20] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:08:20] [INFO ] Invariant cache hit.
[2023-03-16 04:08:29] [INFO ] Dead Transitions using invariants and state equation in 9101 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11084 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 443 ms :[(OR (NOT p0) (NOT p1)), p2, (OR (NOT p0) (NOT p1) p2), p2, p2, true, p2]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=(AND p1 p0), acceptance={} source=0 dest: 0}, { cond=(OR (NOT p1) (NOT p0)), acceptance={} source=0 dest: 5}], [{ cond=(AND p2 p1), acceptance={} source=1 dest: 2}, { cond=(AND p2 (NOT p1)), acceptance={} source=1 dest: 5}], [{ cond=(AND (NOT p2) p1 p0), acceptance={0} source=2 dest: 0}, { cond=(AND p2 p1 p0), acceptance={0} source=2 dest: 2}, { cond=(OR (NOT p1) (NOT p0)), acceptance={0} source=2 dest: 5}], [{ cond=true, acceptance={} source=3 dest: 1}], [{ cond=true, acceptance={} source=4 dest: 3}], [{ cond=true, acceptance={0} source=5 dest: 5}], [{ cond=true, acceptance={} source=6 dest: 4}]], initial=6, aps=[p1:(AND (GEQ s90 1) (GEQ s142 1)), p0:(AND (GEQ s122 1) (GEQ s538 1)), p2:(AND (GEQ s210 1) (GEQ s289 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null][false, false, false, false, false, false, false]]
Product exploration explored 100000 steps with 25000 reset in 3982 ms.
Product exploration explored 100000 steps with 25000 reset in 3984 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0) (NOT p2)), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 111 ms. Reduced automaton from 7 states, 11 edges and 3 AP (stutter sensitive) to 7 states, 11 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 289 ms :[(OR (NOT p1) (NOT p0)), p2, (OR (NOT p1) (NOT p0) p2), p2, p2, true, p2]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 429 ms. (steps per millisecond=23 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 24161 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24161 steps, saw 21809 distinct states, run finished after 3003 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:08:42] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:08:42] [INFO ] Invariant cache hit.
[2023-03-16 04:08:42] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:09:06] [INFO ] After 23702ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:09:06] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:09:31] [INFO ] After 24704ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:09:31] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:09:31] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:09:31] [INFO ] After 25036ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:6
Parikh walk visited 0 properties in 28 ms.
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 402 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 403 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 627 ms. (steps per millisecond=15 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 24046 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24046 steps, saw 21718 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:09:35] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:09:35] [INFO ] Computed 13 place invariants in 64 ms
[2023-03-16 04:09:35] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:09:56] [INFO ] After 20643ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:09:56] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:10:21] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:10:21] [INFO ] After 25037ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:6
Fused 6 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 184 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 185 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 171 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:10:21] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:10:21] [INFO ] Invariant cache hit.
[2023-03-16 04:10:23] [INFO ] Implicit Places using invariants in 2048 ms returned []
Implicit Place search using SMT only with invariants took 2049 ms to find 0 implicit places.
[2023-03-16 04:10:23] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:10:23] [INFO ] Invariant cache hit.
[2023-03-16 04:10:32] [INFO ] Dead Transitions using invariants and state equation in 8910 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11135 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND (NOT p1) (NOT p0) (NOT p2)), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 107 ms. Reduced automaton from 7 states, 11 edges and 3 AP (stutter sensitive) to 7 states, 11 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 264 ms :[(OR (NOT p1) (NOT p0)), p2, (OR (NOT p1) (NOT p0) p2), p2, p2, true, p2]
Stuttering acceptance computed with spot in 286 ms :[(OR (NOT p1) (NOT p0)), p2, (OR (NOT p1) (NOT p0) p2), p2, p2, true, p2]
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 70 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:10:33] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:10:33] [INFO ] Computed 13 place invariants in 47 ms
[2023-03-16 04:10:35] [INFO ] Implicit Places using invariants in 1985 ms returned []
Implicit Place search using SMT only with invariants took 1986 ms to find 0 implicit places.
[2023-03-16 04:10:35] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:10:35] [INFO ] Invariant cache hit.
[2023-03-16 04:10:44] [INFO ] Dead Transitions using invariants and state equation in 8675 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10735 ms. Remains : 627/627 places, 31353/31353 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 104 ms. Reduced automaton from 7 states, 11 edges and 3 AP (stutter sensitive) to 7 states, 11 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 283 ms :[(OR (NOT p1) (NOT p0)), p2, (OR (NOT p1) (NOT p0) p2), p2, p2, true, p2]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 606 ms. (steps per millisecond=16 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 24026 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24026 steps, saw 21689 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:10:48] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:10:48] [INFO ] Invariant cache hit.
[2023-03-16 04:10:48] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:11:13] [INFO ] After 24633ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:11:13] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:11:37] [INFO ] After 23498ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:11:37] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:644)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:11:38] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:11:38] [INFO ] After 25025ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:6
Parikh walk visited 0 properties in 30 ms.
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 360 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 361 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 493 ms. (steps per millisecond=20 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 22238 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 22238 steps, saw 20103 distinct states, run finished after 3001 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:11:42] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:11:42] [INFO ] Computed 13 place invariants in 54 ms
[2023-03-16 04:11:42] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:12:03] [INFO ] After 21023ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:12:03] [INFO ] [Nat]Absence check using 13 positive place invariants in 9 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:12:28] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:12:28] [INFO ] After 25049ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:6
Fused 6 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 170 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 171 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 169 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:12:29] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:12:29] [INFO ] Invariant cache hit.
[2023-03-16 04:12:31] [INFO ] Implicit Places using invariants in 1842 ms returned []
Implicit Place search using SMT only with invariants took 1846 ms to find 0 implicit places.
[2023-03-16 04:12:31] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:12:31] [INFO ] Invariant cache hit.
[2023-03-16 04:12:39] [INFO ] Dead Transitions using invariants and state equation in 8640 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10664 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 116 ms. Reduced automaton from 7 states, 11 edges and 3 AP (stutter sensitive) to 7 states, 11 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 301 ms :[(OR (NOT p1) (NOT p0)), p2, (OR (NOT p1) (NOT p0) p2), p2, p2, true, p2]
Stuttering acceptance computed with spot in 379 ms :[(OR (NOT p1) (NOT p0)), p2, (OR (NOT p1) (NOT p0) p2), p2, p2, true, p2]
Stuttering acceptance computed with spot in 274 ms :[(OR (NOT p1) (NOT p0)), p2, (OR (NOT p1) (NOT p0) p2), p2, p2, true, p2]
Product exploration explored 100000 steps with 25000 reset in 3996 ms.
Product exploration explored 100000 steps with 25000 reset in 3962 ms.
Applying partial POR strategy [true, false, true, false, false, true, false]
Stuttering acceptance computed with spot in 266 ms :[(OR (NOT p1) (NOT p0)), p2, (OR (NOT p1) (NOT p0) p2), p2, p2, true, p2]
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 215 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:12:49] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:12:49] [INFO ] Computed 13 place invariants in 42 ms
[2023-03-16 04:12:58] [INFO ] Dead Transitions using invariants and state equation in 9216 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 9434 ms. Remains : 627/627 places, 31353/31353 transitions.
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 85 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:12:58] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:58] [INFO ] Invariant cache hit.
[2023-03-16 04:13:00] [INFO ] Implicit Places using invariants in 1995 ms returned []
Implicit Place search using SMT only with invariants took 1997 ms to find 0 implicit places.
[2023-03-16 04:13:00] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:13:00] [INFO ] Invariant cache hit.
[2023-03-16 04:13:09] [INFO ] Dead Transitions using invariants and state equation in 9134 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11217 ms. Remains : 627/627 places, 31353/31353 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-05 finished in 292466 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(X((G(!p1) U p2)))&&p0)))'
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 83 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:13:11] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:13:11] [INFO ] Invariant cache hit.
[2023-03-16 04:13:13] [INFO ] Implicit Places using invariants in 2017 ms returned []
Implicit Place search using SMT only with invariants took 2031 ms to find 0 implicit places.
[2023-03-16 04:13:13] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:13:13] [INFO ] Invariant cache hit.
[2023-03-16 04:13:22] [INFO ] Dead Transitions using invariants and state equation in 8947 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11065 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 237 ms :[(OR (NOT p2) (NOT p0)), (OR (NOT p2) (NOT p0)), true, (NOT p2), (NOT p2), p1]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={} source=1 dest: 2}, { cond=p0, acceptance={} source=1 dest: 3}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=true, acceptance={} source=3 dest: 4}], [{ cond=(AND (NOT p2) p1), acceptance={0} source=4 dest: 2}, { cond=(AND (NOT p2) (NOT p1)), acceptance={0} source=4 dest: 4}, { cond=(AND (NOT p2) (NOT p1)), acceptance={0} source=4 dest: 5}], [{ cond=p1, acceptance={} source=5 dest: 2}, { cond=(NOT p1), acceptance={} source=5 dest: 5}]], initial=0, aps=[p0:(AND (GEQ s344 1) (GEQ s579 1)), p2:(AND (GEQ s148 1) (GEQ s451 1)), p1:(AND (GEQ s245 1) (GEQ s466 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 2 ms.
FORMULA RERS17pb113-PT-5-LTLFireability-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb113-PT-5-LTLFireability-06 finished in 11393 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p0)||G((F(p2)&&p1)))))'
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 181 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:13:22] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:13:22] [INFO ] Computed 13 place invariants in 48 ms
[2023-03-16 04:13:24] [INFO ] Implicit Places using invariants in 2047 ms returned []
Implicit Place search using SMT only with invariants took 2048 ms to find 0 implicit places.
[2023-03-16 04:13:24] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:13:24] [INFO ] Invariant cache hit.
[2023-03-16 04:13:33] [INFO ] Dead Transitions using invariants and state equation in 9032 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11264 ms. Remains : 626/627 places, 31352/31353 transitions.
Stuttering acceptance computed with spot in 88 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=(AND p0 p1), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={0} source=0 dest: 0}, { cond=(AND p0 (NOT p1)), acceptance={1} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0, 1} source=0 dest: 0}, { cond=(AND p1 (NOT p2)), acceptance={} source=0 dest: 1}], [{ cond=(AND p0 (NOT p2)), acceptance={1} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p2)), acceptance={0, 1} source=1 dest: 1}]], initial=0, aps=[p0:(OR (LT s300 1) (LT s311 1)), p1:(AND (GEQ s113 1) (GEQ s453 1)), p2:(AND (GEQ s77 1) (GEQ s563 1))], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 0 reset in 3503 ms.
Product exploration explored 100000 steps with 0 reset in 3822 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p0 (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) p1))), (X (NOT (AND p0 p1))), (X (NOT (AND (NOT p0) (NOT p2)))), (X (NOT (AND p1 (NOT p2)))), (X (AND p0 (NOT p2))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (AND p0 (NOT p1))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND p0 p1)))), (X (X (NOT (AND (NOT p0) (NOT p2))))), (X (X (NOT (AND p1 (NOT p2))))), (X (X (AND p0 (NOT p2)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND p0 (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 15 factoid took 706 ms. Reduced automaton from 2 states, 7 edges and 3 AP (stutter insensitive) to 2 states, 7 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 85 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 390 ms. (steps per millisecond=25 ) properties (out of 7) seen :4
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-16 04:13:42] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:13:42] [INFO ] Invariant cache hit.
[2023-03-16 04:13:42] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:14:02] [INFO ] After 19630ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-16 04:14:02] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:14:27] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:14:27] [INFO ] After 25049ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:3
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 162 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 162 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 458 ms. (steps per millisecond=21 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 23610 steps, run timeout after 3002 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 23610 steps, saw 21324 distinct states, run finished after 3002 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 3 properties.
[2023-03-16 04:14:31] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:14:31] [INFO ] Invariant cache hit.
[2023-03-16 04:14:31] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:14:50] [INFO ] After 18952ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-16 04:14:50] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:15:15] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:15:15] [INFO ] After 25047ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:3
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 179 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 180 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 175 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:15:15] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:15:15] [INFO ] Invariant cache hit.
[2023-03-16 04:15:17] [INFO ] Implicit Places using invariants in 1850 ms returned []
Implicit Place search using SMT only with invariants took 1863 ms to find 0 implicit places.
[2023-03-16 04:15:17] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:15:17] [INFO ] Invariant cache hit.
[2023-03-16 04:15:26] [INFO ] Dead Transitions using invariants and state equation in 9040 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11097 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND p0 (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) p1))), (X (NOT (AND p0 p1))), (X (NOT (AND (NOT p0) (NOT p2)))), (X (NOT (AND p1 (NOT p2)))), (X (AND p0 (NOT p2))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (AND p0 (NOT p1))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND p0 p1)))), (X (X (NOT (AND (NOT p0) (NOT p2))))), (X (X (NOT (AND p1 (NOT p2))))), (X (X (AND p0 (NOT p2)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND p0 (NOT p1))))]
False Knowledge obtained : [(F (AND (NOT p0) (NOT p1))), (F (AND (NOT p2) (NOT p0))), (F (NOT (AND (NOT p2) p0))), (F (NOT (AND p0 (NOT p1))))]
Knowledge based reduction with 15 factoid took 740 ms. Reduced automaton from 2 states, 7 edges and 3 AP (stutter insensitive) to 2 states, 7 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 90 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 72 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 150 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:15:27] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:15:27] [INFO ] Invariant cache hit.
[2023-03-16 04:15:29] [INFO ] Implicit Places using invariants in 1742 ms returned []
Implicit Place search using SMT only with invariants took 1756 ms to find 0 implicit places.
[2023-03-16 04:15:29] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:15:29] [INFO ] Invariant cache hit.
[2023-03-16 04:15:38] [INFO ] Dead Transitions using invariants and state equation in 9272 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11197 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p0 (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) p1))), (X (AND (NOT p2) p0)), (X (NOT (AND p0 p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (AND p0 (NOT p1))), (X (NOT (AND (NOT p2) (NOT p0)))), (X (NOT (AND (NOT p2) p1))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (AND (NOT p2) p0))), (X (X (NOT (AND p0 p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND p0 (NOT p1)))), (X (X (NOT (AND (NOT p2) (NOT p0))))), (X (X (NOT (AND (NOT p2) p1))))]
False Knowledge obtained : []
Knowledge based reduction with 15 factoid took 689 ms. Reduced automaton from 2 states, 7 edges and 3 AP (stutter insensitive) to 2 states, 7 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 79 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 420 ms. (steps per millisecond=23 ) properties (out of 7) seen :4
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-16 04:15:40] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:15:40] [INFO ] Invariant cache hit.
[2023-03-16 04:15:40] [INFO ] [Real]Absence check using 13 positive place invariants in 21 ms returned sat
[2023-03-16 04:15:59] [INFO ] After 19158ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-16 04:15:59] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:16:24] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:16:24] [INFO ] After 25047ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:3
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 161 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 162 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 325 ms. (steps per millisecond=30 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 24463 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24463 steps, saw 22094 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 3 properties.
[2023-03-16 04:16:28] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:16:28] [INFO ] Invariant cache hit.
[2023-03-16 04:16:28] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:16:45] [INFO ] After 17635ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-16 04:16:45] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:17:10] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:17:10] [INFO ] After 25065ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:3
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 169 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 170 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 170 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:17:11] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:17:11] [INFO ] Invariant cache hit.
[2023-03-16 04:17:12] [INFO ] Implicit Places using invariants in 1764 ms returned []
Implicit Place search using SMT only with invariants took 1774 ms to find 0 implicit places.
[2023-03-16 04:17:12] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:17:12] [INFO ] Invariant cache hit.
[2023-03-16 04:17:21] [INFO ] Dead Transitions using invariants and state equation in 9030 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10987 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND p0 (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) p1))), (X (AND (NOT p2) p0)), (X (NOT (AND p0 p1))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (AND p0 (NOT p1))), (X (NOT (AND (NOT p2) (NOT p0)))), (X (NOT (AND (NOT p2) p1))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (AND (NOT p2) p0))), (X (X (NOT (AND p0 p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND p0 (NOT p1)))), (X (X (NOT (AND (NOT p2) (NOT p0))))), (X (X (NOT (AND (NOT p2) p1))))]
False Knowledge obtained : [(F (AND (NOT p0) (NOT p1))), (F (AND (NOT p0) (NOT p2))), (F (NOT (AND p0 (NOT p2)))), (F (NOT (AND p0 (NOT p1))))]
Knowledge based reduction with 15 factoid took 720 ms. Reduced automaton from 2 states, 7 edges and 3 AP (stutter insensitive) to 2 states, 7 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 73 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 75 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 86 ms :[(OR (AND (NOT p0) (NOT p1)) (AND (NOT p0) (NOT p2))), (AND (NOT p0) (NOT p2))]
Product exploration explored 100000 steps with 0 reset in 3224 ms.
Product exploration explored 100000 steps with 0 reset in 3370 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 225 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:17:29] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:17:29] [INFO ] Invariant cache hit.
[2023-03-16 04:17:31] [INFO ] Implicit Places using invariants in 1775 ms returned []
Implicit Place search using SMT only with invariants took 1791 ms to find 0 implicit places.
[2023-03-16 04:17:31] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:17:31] [INFO ] Invariant cache hit.
[2023-03-16 04:17:40] [INFO ] Dead Transitions using invariants and state equation in 8713 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10750 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-07 finished in 258706 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(X(F((X(p0)&&G(!p1))))) U G(p2))))'
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 68 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:17:41] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:17:41] [INFO ] Computed 13 place invariants in 46 ms
[2023-03-16 04:17:43] [INFO ] Implicit Places using invariants in 1765 ms returned []
Implicit Place search using SMT only with invariants took 1787 ms to find 0 implicit places.
[2023-03-16 04:17:43] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:17:43] [INFO ] Invariant cache hit.
[2023-03-16 04:17:52] [INFO ] Dead Transitions using invariants and state equation in 9037 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10896 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 305 ms :[(NOT p2), (NOT p2), (OR (NOT p0) p1), (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), (OR (NOT p0) p1), (NOT p0), p1, (AND (NOT p1) (NOT p0) (NOT p2))]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=p2, acceptance={} source=1 dest: 1}, { cond=(NOT p2), acceptance={0} source=1 dest: 1}, { cond=(NOT p2), acceptance={} source=1 dest: 2}, { cond=p2, acceptance={} source=1 dest: 3}], [{ cond=true, acceptance={} source=2 dest: 4}], [{ cond=(NOT p2), acceptance={} source=3 dest: 4}, { cond=p2, acceptance={} source=3 dest: 7}], [{ cond=p1, acceptance={0} source=4 dest: 4}, { cond=(NOT p1), acceptance={0} source=4 dest: 5}, { cond=(NOT p1), acceptance={} source=4 dest: 6}], [{ cond=(AND p1 (NOT p0)), acceptance={0} source=5 dest: 4}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=5 dest: 5}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=5 dest: 6}], [{ cond=p1, acceptance={0} source=6 dest: 4}, { cond=(NOT p1), acceptance={} source=6 dest: 6}], [{ cond=(AND (NOT p2) (NOT p1)), acceptance={} source=7 dest: 5}, { cond=(AND (NOT p2) (NOT p1)), acceptance={} source=7 dest: 6}]], initial=0, aps=[p2:(AND (GEQ s96 1) (GEQ s251 1)), p1:(AND (GEQ s69 1) (GEQ s135 1) (GEQ s96 1) (GEQ s251 1)), p0:(AND (GEQ s69 1) (GEQ s135 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null, null, null, null][false, false, false, false, false, false, false, false]]
Product exploration explored 100000 steps with 0 reset in 3391 ms.
Product exploration explored 100000 steps with 0 reset in 3608 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p2) (NOT p1) (NOT p0)), (X (NOT p2)), (X (X (NOT p2))), true]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 275 ms. Reduced automaton from 8 states, 18 edges and 3 AP (stutter sensitive) to 8 states, 18 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 305 ms :[(NOT p2), (NOT p2), (OR (NOT p0) p1), (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), (OR (NOT p0) p1), (NOT p0), p1, (AND (NOT p1) (NOT p0) (NOT p2))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 390 ms. (steps per millisecond=25 ) properties (out of 5) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-16 04:18:00] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:18:00] [INFO ] Invariant cache hit.
[2023-03-16 04:18:00] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:18:16] [INFO ] After 15876ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:2
[2023-03-16 04:18:16] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:18:30] [INFO ] After 13850ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :2
[2023-03-16 04:18:30] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:18:41] [INFO ] After 10984ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :1 sat :1
[2023-03-16 04:18:41] [INFO ] After 10985ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-16 04:18:41] [INFO ] After 25061ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
Fused 3 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 251 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 306 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 306 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 314 ms. (steps per millisecond=31 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 25125 steps, run timeout after 3002 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25125 steps, saw 22678 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 04:18:45] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:18:45] [INFO ] Computed 13 place invariants in 45 ms
[2023-03-16 04:18:45] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:19:00] [INFO ] After 14708ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 04:19:00] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:19:23] [INFO ] After 22744ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 04:19:23] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:19:25] [INFO ] After 2100ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:19:25] [INFO ] After 2100ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-16 04:19:25] [INFO ] After 25046ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 10 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 161 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 161 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 160 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:19:25] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:19:25] [INFO ] Invariant cache hit.
[2023-03-16 04:19:27] [INFO ] Implicit Places using invariants in 1747 ms returned []
Implicit Place search using SMT only with invariants took 1766 ms to find 0 implicit places.
[2023-03-16 04:19:27] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:19:27] [INFO ] Invariant cache hit.
[2023-03-16 04:19:36] [INFO ] Dead Transitions using invariants and state equation in 8432 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10365 ms. Remains : 626/626 places, 31352/31352 transitions.
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 626 transition count 18325
Applied a total of 13027 rules in 514 ms. Remains 626 /626 variables (removed 0) and now considering 18325/31352 (removed 13027) transitions.
Running SMT prover for 2 properties.
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:19:36] [INFO ] Computed 13 place invariants in 41 ms
[2023-03-16 04:19:36] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:19:57] [INFO ] After 20909ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 04:19:57] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:20:13] [INFO ] After 15471ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 04:20:17] [INFO ] After 19816ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 1380 ms.
[2023-03-16 04:20:18] [INFO ] After 21309ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Found 1 invariant AP formulas.
Knowledge obtained : [(AND (NOT p2) (NOT p1) (NOT p0)), (X (NOT p2)), (X (X (NOT p2))), true, (G (NOT (AND p1 (NOT p0))))]
False Knowledge obtained : [(F (NOT (AND (NOT p2) (NOT p1)))), (F p2)]
Knowledge based reduction with 5 factoid took 368 ms. Reduced automaton from 8 states, 18 edges and 3 AP (stutter sensitive) to 8 states, 17 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 299 ms :[(NOT p2), (NOT p2), (OR (NOT p0) p1), (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), (OR (NOT p0) p1), (NOT p0), p1, (AND (NOT p1) (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 289 ms :[(NOT p2), (NOT p2), (OR (NOT p0) p1), (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), (OR (NOT p0) p1), (NOT p0), p1, (AND (NOT p1) (NOT p0) (NOT p2))]
[2023-03-16 04:20:19] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:20:20] [INFO ] Computed 13 place invariants in 41 ms
Could not prove EG (NOT p2)
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 72 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:20:35] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:20:35] [INFO ] Invariant cache hit.
[2023-03-16 04:20:37] [INFO ] Implicit Places using invariants in 1803 ms returned []
Implicit Place search using SMT only with invariants took 1832 ms to find 0 implicit places.
[2023-03-16 04:20:37] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:20:37] [INFO ] Invariant cache hit.
[2023-03-16 04:20:46] [INFO ] Dead Transitions using invariants and state equation in 8990 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10909 ms. Remains : 627/627 places, 31353/31353 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p2) (NOT p1) (NOT p0)), (X (NOT p2)), (X (X (NOT p2))), true]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 245 ms. Reduced automaton from 8 states, 17 edges and 3 AP (stutter sensitive) to 8 states, 17 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 309 ms :[(NOT p2), (NOT p2), (OR (NOT p0) p1), (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), (OR (NOT p0) p1), (NOT p0), p1, (AND (NOT p1) (NOT p0) (NOT p2))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 362 ms. (steps per millisecond=27 ) properties (out of 4) seen :3
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:20:47] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:20:47] [INFO ] Invariant cache hit.
[2023-03-16 04:20:47] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:21:02] [INFO ] After 15414ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:21:02] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:21:18] [INFO ] After 15777ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:21:18] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:21:27] [INFO ] After 9030ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:21:27] [INFO ] After 25042ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 12 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 388 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 389 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 390 ms. (steps per millisecond=25 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25106 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25106 steps, saw 22661 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:21:31] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:21:31] [INFO ] Computed 13 place invariants in 45 ms
[2023-03-16 04:21:31] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:21:48] [INFO ] After 16537ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:21:48] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:22:03] [INFO ] After 14782ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:22:03] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:22:11] [INFO ] After 8541ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:22:12] [INFO ] Deduced a trap composed of 40 places in 328 ms of which 2 ms to minimize.
[2023-03-16 04:22:13] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1102 ms
[2023-03-16 04:22:13] [INFO ] After 10085ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-16 04:22:13] [INFO ] After 25056ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 5 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 181 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 181 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 144 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:22:13] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:22:13] [INFO ] Invariant cache hit.
[2023-03-16 04:22:15] [INFO ] Implicit Places using invariants in 1786 ms returned []
Implicit Place search using SMT only with invariants took 1792 ms to find 0 implicit places.
[2023-03-16 04:22:15] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:22:15] [INFO ] Invariant cache hit.
[2023-03-16 04:22:23] [INFO ] Dead Transitions using invariants and state equation in 8442 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10382 ms. Remains : 626/626 places, 31352/31352 transitions.
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 626 transition count 18325
Applied a total of 13027 rules in 561 ms. Remains 626 /626 variables (removed 0) and now considering 18325/31352 (removed 13027) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:22:24] [INFO ] Computed 13 place invariants in 51 ms
[2023-03-16 04:22:24] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:22:45] [INFO ] After 21396ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:22:45] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:23:08] [INFO ] After 22555ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:23:09] [INFO ] After 23408ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 789 ms.
[2023-03-16 04:23:10] [INFO ] After 24301ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Knowledge obtained : [(AND (NOT p2) (NOT p1) (NOT p0)), (X (NOT p2)), (X (X (NOT p2))), true]
False Knowledge obtained : [(F (NOT (AND (NOT p2) (NOT p1)))), (F p2), (F p0)]
Knowledge based reduction with 4 factoid took 282 ms. Reduced automaton from 8 states, 17 edges and 3 AP (stutter sensitive) to 8 states, 17 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 310 ms :[(NOT p2), (NOT p2), (OR (NOT p0) p1), (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), (OR (NOT p0) p1), (NOT p0), p1, (AND (NOT p1) (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 304 ms :[(NOT p2), (NOT p2), (OR (NOT p0) p1), (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), (OR (NOT p0) p1), (NOT p0), p1, (AND (NOT p1) (NOT p0) (NOT p2))]
[2023-03-16 04:23:11] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:23:11] [INFO ] Computed 13 place invariants in 52 ms
Could not prove EG (NOT p2)
Stuttering acceptance computed with spot in 328 ms :[(NOT p2), (NOT p2), (OR (NOT p0) p1), (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), (OR (NOT p0) p1), (NOT p0), p1, (AND (NOT p1) (NOT p0) (NOT p2))]
Product exploration explored 100000 steps with 0 reset in 3054 ms.
Product exploration explored 100000 steps with 0 reset in 3096 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 66 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:23:32] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:23:32] [INFO ] Invariant cache hit.
[2023-03-16 04:23:34] [INFO ] Implicit Places using invariants in 1718 ms returned []
Implicit Place search using SMT only with invariants took 1718 ms to find 0 implicit places.
[2023-03-16 04:23:34] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:23:34] [INFO ] Invariant cache hit.
[2023-03-16 04:23:43] [INFO ] Dead Transitions using invariants and state equation in 8718 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10504 ms. Remains : 627/627 places, 31353/31353 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-09 finished in 363118 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p0)||G(F(p1)))))'
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 152 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:23:44] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:23:44] [INFO ] Computed 13 place invariants in 49 ms
[2023-03-16 04:23:46] [INFO ] Implicit Places using invariants in 1782 ms returned []
Implicit Place search using SMT only with invariants took 1792 ms to find 0 implicit places.
[2023-03-16 04:23:46] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:23:46] [INFO ] Invariant cache hit.
[2023-03-16 04:23:55] [INFO ] Dead Transitions using invariants and state equation in 8794 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10761 ms. Remains : 626/627 places, 31352/31353 transitions.
Stuttering acceptance computed with spot in 59 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=0 dest: 1}], [{ cond=(AND p0 (NOT p1)), acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (GEQ s81 1) (GEQ s259 1)), p1:(AND (GEQ s345 1) (GEQ s462 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 1 reset in 2987 ms.
Product exploration explored 100000 steps with 6 reset in 2883 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 161 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 66 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 319 ms. (steps per millisecond=31 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 24884 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24884 steps, saw 22460 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 04:24:04] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:04] [INFO ] Invariant cache hit.
[2023-03-16 04:24:04] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:24:04] [INFO ] After 120ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 04:24:05] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:24:22] [INFO ] After 17398ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 04:24:22] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:24:30] [INFO ] After 7445ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:24:30] [INFO ] After 7445ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-16 04:24:30] [INFO ] After 25047ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 7 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 160 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 160 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 365 ms. (steps per millisecond=27 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 24463 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24463 steps, saw 22094 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 04:24:33] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:33] [INFO ] Invariant cache hit.
[2023-03-16 04:24:33] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:24:33] [INFO ] After 112ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 04:24:33] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:24:51] [INFO ] After 17715ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 04:24:51] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:24:58] [INFO ] After 7083ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:24:58] [INFO ] After 7085ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-16 04:24:58] [INFO ] After 25039ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 11 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 158 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 158 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 138 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:24:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:59] [INFO ] Invariant cache hit.
[2023-03-16 04:25:01] [INFO ] Implicit Places using invariants in 1947 ms returned []
Implicit Place search using SMT only with invariants took 1948 ms to find 0 implicit places.
[2023-03-16 04:25:01] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:25:01] [INFO ] Invariant cache hit.
[2023-03-16 04:25:09] [INFO ] Dead Transitions using invariants and state equation in 8213 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10303 ms. Remains : 626/626 places, 31352/31352 transitions.
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 626 transition count 18325
Applied a total of 13027 rules in 510 ms. Remains 626 /626 variables (removed 0) and now considering 18325/31352 (removed 13027) transitions.
Running SMT prover for 2 properties.
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:25:09] [INFO ] Computed 13 place invariants in 47 ms
[2023-03-16 04:25:10] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:25:10] [INFO ] After 117ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 04:25:10] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:25:34] [INFO ] After 24113ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 04:25:36] [INFO ] After 26463ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 2198 ms.
[2023-03-16 04:25:38] [INFO ] After 28776ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 202 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 75 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 76 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
[2023-03-16 04:25:39] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:25:39] [INFO ] Computed 13 place invariants in 56 ms
Could not prove EG (AND (NOT p0) (NOT p1))
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 167 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:25:54] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:25:54] [INFO ] Invariant cache hit.
[2023-03-16 04:25:56] [INFO ] Implicit Places using invariants in 1953 ms returned []
Implicit Place search using SMT only with invariants took 1955 ms to find 0 implicit places.
[2023-03-16 04:25:56] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:25:56] [INFO ] Invariant cache hit.
[2023-03-16 04:26:04] [INFO ] Dead Transitions using invariants and state equation in 8300 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10424 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 198 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 69 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 548 ms. (steps per millisecond=18 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 24253 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24253 steps, saw 21904 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 04:26:09] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:26:09] [INFO ] Invariant cache hit.
[2023-03-16 04:26:09] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:26:09] [INFO ] After 130ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 04:26:09] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:26:27] [INFO ] After 18575ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 04:26:27] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:26:34] [INFO ] After 6248ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:26:34] [INFO ] After 6249ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-16 04:26:34] [INFO ] After 25042ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 16 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 172 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 174 ms. Remains : 626/626 places, 31352/31352 transitions.
Finished random walk after 663 steps, including 0 resets, run visited all 2 properties in 24 ms. (steps per millisecond=27 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : [(F (NOT (AND (NOT p0) (NOT p1)))), (F (AND p0 (NOT p1)))]
Knowledge based reduction with 5 factoid took 224 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 78 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 71 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
[2023-03-16 04:26:34] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:26:35] [INFO ] Invariant cache hit.
Could not prove EG (AND (NOT p0) (NOT p1))
Stuttering acceptance computed with spot in 88 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 3 reset in 3096 ms.
Product exploration explored 100000 steps with 2 reset in 3161 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 145 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:26:56] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:26:56] [INFO ] Invariant cache hit.
[2023-03-16 04:26:58] [INFO ] Implicit Places using invariants in 1930 ms returned []
Implicit Place search using SMT only with invariants took 1931 ms to find 0 implicit places.
[2023-03-16 04:26:58] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:26:58] [INFO ] Invariant cache hit.
[2023-03-16 04:27:07] [INFO ] Dead Transitions using invariants and state equation in 8751 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10832 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-10 finished in 204038 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((X(p0)||G(p1))))'
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 216 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:27:08] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:27:08] [INFO ] Computed 13 place invariants in 45 ms
[2023-03-16 04:27:10] [INFO ] Implicit Places using invariants in 1956 ms returned []
Implicit Place search using SMT only with invariants took 1957 ms to find 0 implicit places.
[2023-03-16 04:27:10] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:27:10] [INFO ] Invariant cache hit.
[2023-03-16 04:27:18] [INFO ] Dead Transitions using invariants and state equation in 8211 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10386 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 172 ms :[true, (AND (NOT p1) (NOT p0)), (NOT p0), (AND (NOT p0) (NOT p1)), (NOT p1)]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p1), acceptance={} source=1 dest: 2}, { cond=p1, acceptance={} source=1 dest: 3}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={} source=2 dest: 2}, { cond=(AND p1 p0), acceptance={} source=2 dest: 3}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=3 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={} source=3 dest: 2}, { cond=(AND p1 p0), acceptance={} source=3 dest: 3}, { cond=(AND p1 (NOT p0)), acceptance={} source=3 dest: 4}], [{ cond=(NOT p1), acceptance={} source=4 dest: 0}, { cond=p1, acceptance={} source=4 dest: 4}]], initial=1, aps=[p1:(OR (LT s165 1) (LT s311 1)), p0:(OR (LT s139 1) (LT s560 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 0 reset in 4076 ms.
Product exploration explored 100000 steps with 0 reset in 3723 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND p1 p0), (X (AND p1 p0)), (X p0), (X (NOT (AND p1 (NOT p0)))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (NOT (AND (NOT p1) p0))), (X (X (AND p1 p0))), true, (X (X p1)), (X (X p0)), (X (X (NOT (AND p1 (NOT p0))))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (X (X (NOT (AND (NOT p1) p0))))]
False Knowledge obtained : []
Knowledge based reduction with 13 factoid took 525 ms. Reduced automaton from 5 states, 12 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 186 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 419 ms. (steps per millisecond=23 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 24094 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24094 steps, saw 21750 distinct states, run finished after 3003 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:27:31] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:27:31] [INFO ] Invariant cache hit.
[2023-03-16 04:27:31] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:27:45] [INFO ] After 14301ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:27:45] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:28:06] [INFO ] After 20493ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:28:06] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:28:10] [INFO ] After 4249ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-16 04:28:10] [INFO ] After 4250ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-16 04:28:10] [INFO ] After 25044ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 0 properties in 24 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 324 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 325 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 460 ms. (steps per millisecond=21 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 23274 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 23274 steps, saw 21034 distinct states, run finished after 3001 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:28:14] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:28:14] [INFO ] Computed 13 place invariants in 46 ms
[2023-03-16 04:28:15] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:28:33] [INFO ] After 18981ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:28:34] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:28:58] [INFO ] After 24841ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-16 04:28:59] [INFO ] State equation strengthened by 268 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:28:59] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:28:59] [INFO ] After 25133ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:6
Fused 6 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 6 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 146 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 146 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 145 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:28:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:28:59] [INFO ] Invariant cache hit.
[2023-03-16 04:29:01] [INFO ] Implicit Places using invariants in 1867 ms returned []
Implicit Place search using SMT only with invariants took 1867 ms to find 0 implicit places.
[2023-03-16 04:29:01] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:29:01] [INFO ] Invariant cache hit.
[2023-03-16 04:29:09] [INFO ] Dead Transitions using invariants and state equation in 8743 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10760 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND p1 p0), (X (AND p1 p0)), (X p0), (X (NOT (AND p1 (NOT p0)))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (NOT (AND (NOT p1) p0))), (X (X (AND p1 p0))), true, (X (X p1)), (X (X p0)), (X (X (NOT (AND p1 (NOT p0))))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (X (X (NOT (AND (NOT p1) p0))))]
False Knowledge obtained : []
Knowledge based reduction with 13 factoid took 482 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 151 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 161 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 66 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:29:10] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:29:10] [INFO ] Computed 13 place invariants in 43 ms
[2023-03-16 04:29:12] [INFO ] Implicit Places using invariants in 1717 ms returned []
Implicit Place search using SMT only with invariants took 1717 ms to find 0 implicit places.
[2023-03-16 04:29:12] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:29:12] [INFO ] Invariant cache hit.
[2023-03-16 04:29:21] [INFO ] Dead Transitions using invariants and state equation in 8837 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10629 ms. Remains : 627/627 places, 31353/31353 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND p0 p1), (X (NOT (AND (NOT p0) p1))), (X (AND p0 p1)), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), true, (X (X (NOT (AND (NOT p0) p1)))), (X (X (AND p0 p1))), (X (X p1)), (X (X p0)), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 12 factoid took 412 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 150 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 457 ms. (steps per millisecond=21 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 24805 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24805 steps, saw 22379 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:29:26] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:29:26] [INFO ] Invariant cache hit.
[2023-03-16 04:29:26] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:29:39] [INFO ] After 13907ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:29:40] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:30:00] [INFO ] After 20232ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:30:00] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:30:05] [INFO ] After 4512ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-16 04:30:05] [INFO ] After 4513ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-16 04:30:05] [INFO ] After 25033ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 0 properties in 28 ms.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 291 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 291 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 798 ms. (steps per millisecond=12 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 24446 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24446 steps, saw 22079 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:30:09] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:30:09] [INFO ] Computed 13 place invariants in 49 ms
[2023-03-16 04:30:09] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:30:25] [INFO ] After 16320ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:30:26] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:30:50] [INFO ] After 24846ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-16 04:30:51] [INFO ] State equation strengthened by 268 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:30:51] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:30:51] [INFO ] After 25128ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:6
Fused 6 Parikh solutions to 5 different solutions.
Parikh walk visited 0 properties in 19 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 166 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 166 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 166 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:30:51] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:30:51] [INFO ] Invariant cache hit.
[2023-03-16 04:30:53] [INFO ] Implicit Places using invariants in 1824 ms returned []
Implicit Place search using SMT only with invariants took 1847 ms to find 0 implicit places.
[2023-03-16 04:30:53] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:30:53] [INFO ] Invariant cache hit.
[2023-03-16 04:31:01] [INFO ] Dead Transitions using invariants and state equation in 8575 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10592 ms. Remains : 626/626 places, 31352/31352 transitions.
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 626 transition count 18325
Applied a total of 13027 rules in 519 ms. Remains 626 /626 variables (removed 0) and now considering 18325/31352 (removed 13027) transitions.
Running SMT prover for 6 properties.
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:31:02] [INFO ] Computed 13 place invariants in 47 ms
[2023-03-16 04:31:02] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:31:16] [INFO ] After 14305ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:31:16] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:31:31] [INFO ] After 14654ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:31:35] [INFO ] After 18625ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 2340 ms.
[2023-03-16 04:31:37] [INFO ] After 21152ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
Knowledge obtained : [(AND p0 p1), (X (NOT (AND (NOT p0) p1))), (X (AND p0 p1)), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), true, (X (X (NOT (AND (NOT p0) p1)))), (X (X (AND p0 p1))), (X (X p1)), (X (X p0)), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 12 factoid took 436 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 142 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 145 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 134 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 0 reset in 3102 ms.
Product exploration explored 100000 steps with 0 reset in 3056 ms.
Applying partial POR strategy [true, false, true, true, true]
Stuttering acceptance computed with spot in 135 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 189 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:31:45] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:31:45] [INFO ] Computed 13 place invariants in 38 ms
[2023-03-16 04:31:54] [INFO ] Dead Transitions using invariants and state equation in 9160 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 9354 ms. Remains : 627/627 places, 31353/31353 transitions.
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 68 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:31:54] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:31:54] [INFO ] Invariant cache hit.
[2023-03-16 04:31:56] [INFO ] Implicit Places using invariants in 1708 ms returned []
Implicit Place search using SMT only with invariants took 1721 ms to find 0 implicit places.
[2023-03-16 04:31:56] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:31:56] [INFO ] Invariant cache hit.
[2023-03-16 04:32:05] [INFO ] Dead Transitions using invariants and state equation in 8816 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10606 ms. Remains : 627/627 places, 31353/31353 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-11 finished in 297824 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 280 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:32:06] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:32:06] [INFO ] Computed 13 place invariants in 58 ms
[2023-03-16 04:32:08] [INFO ] Implicit Places using invariants in 1912 ms returned []
Implicit Place search using SMT only with invariants took 1928 ms to find 0 implicit places.
[2023-03-16 04:32:08] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:32:08] [INFO ] Invariant cache hit.
[2023-03-16 04:32:17] [INFO ] Dead Transitions using invariants and state equation in 8604 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10814 ms. Remains : 626/627 places, 31352/31353 transitions.
Stuttering acceptance computed with spot in 83 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-12 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(OR (LT s218 1) (LT s597 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 0 reset in 3178 ms.
Product exploration explored 100000 steps with 0 reset in 3165 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 177 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 92 ms :[(NOT p0), (NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 398 ms. (steps per millisecond=25 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 24847 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24847 steps, saw 22427 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:32:27] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:32:27] [INFO ] Invariant cache hit.
[2023-03-16 04:32:27] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:32:44] [INFO ] After 16868ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:32:44] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:33:02] [INFO ] After 17612ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:33:02] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:33:07] [INFO ] After 5734ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:33:09] [INFO ] Deduced a trap composed of 65 places in 643 ms of which 1 ms to minimize.
[2023-03-16 04:33:12] [INFO ] Deduced a trap composed of 64 places in 2712 ms of which 1 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:33:12] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:33:12] [INFO ] After 27812ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:1
Parikh walk visited 0 properties in 5 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 154 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 154 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 249 ms. (steps per millisecond=40 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25700 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25700 steps, saw 23197 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:33:15] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:33:15] [INFO ] Invariant cache hit.
[2023-03-16 04:33:15] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:33:32] [INFO ] After 16594ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:33:32] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:33:50] [INFO ] After 18305ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:33:50] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:33:56] [INFO ] After 5932ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:33:57] [INFO ] Deduced a trap composed of 65 places in 656 ms of which 0 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:33:57] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:33:57] [INFO ] After 25532ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:1
Parikh walk visited 0 properties in 4 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 144 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 144 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 144 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:33:58] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:33:58] [INFO ] Invariant cache hit.
[2023-03-16 04:33:59] [INFO ] Implicit Places using invariants in 1750 ms returned []
Implicit Place search using SMT only with invariants took 1760 ms to find 0 implicit places.
[2023-03-16 04:33:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:33:59] [INFO ] Invariant cache hit.
[2023-03-16 04:34:08] [INFO ] Dead Transitions using invariants and state equation in 9221 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11146 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 104 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 71 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 64 ms :[(NOT p0), (NOT p0)]
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 148 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:34:09] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:34:09] [INFO ] Invariant cache hit.
[2023-03-16 04:34:11] [INFO ] Implicit Places using invariants in 1781 ms returned []
Implicit Place search using SMT only with invariants took 1782 ms to find 0 implicit places.
[2023-03-16 04:34:11] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:34:11] [INFO ] Invariant cache hit.
[2023-03-16 04:34:20] [INFO ] Dead Transitions using invariants and state equation in 9162 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11106 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 117 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 67 ms :[(NOT p0), (NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 265 ms. (steps per millisecond=37 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25478 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25478 steps, saw 22996 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:34:24] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:34:24] [INFO ] Invariant cache hit.
[2023-03-16 04:34:24] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:34:40] [INFO ] After 16392ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:34:40] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:34:59] [INFO ] After 18983ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:34:59] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:35:05] [INFO ] After 5909ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:35:05] [INFO ] After 5910ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-16 04:35:05] [INFO ] After 25081ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 149 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 150 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 273 ms. (steps per millisecond=36 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25283 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25283 steps, saw 22821 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:35:09] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:35:09] [INFO ] Invariant cache hit.
[2023-03-16 04:35:09] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:35:26] [INFO ] After 17775ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:35:26] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:35:45] [INFO ] After 18360ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:35:45] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:35:51] [INFO ] After 5964ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 04:35:53] [INFO ] Deduced a trap composed of 65 places in 1152 ms of which 1 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:35:53] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:35:53] [INFO ] After 26174ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:1
Parikh walk visited 0 properties in 4 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 166 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 167 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 169 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:35:53] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:35:53] [INFO ] Invariant cache hit.
[2023-03-16 04:35:55] [INFO ] Implicit Places using invariants in 1782 ms returned []
Implicit Place search using SMT only with invariants took 1792 ms to find 0 implicit places.
[2023-03-16 04:35:55] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:35:55] [INFO ] Invariant cache hit.
[2023-03-16 04:36:04] [INFO ] Dead Transitions using invariants and state equation in 9264 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11249 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 186 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 113 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 70 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 69 ms :[(NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 0 reset in 3103 ms.
Product exploration explored 100000 steps with 1 reset in 3258 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 148 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:36:11] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:36:11] [INFO ] Invariant cache hit.
[2023-03-16 04:36:13] [INFO ] Implicit Places using invariants in 1788 ms returned []
Implicit Place search using SMT only with invariants took 1815 ms to find 0 implicit places.
[2023-03-16 04:36:13] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:36:13] [INFO ] Invariant cache hit.
[2023-03-16 04:36:22] [INFO ] Dead Transitions using invariants and state equation in 9061 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11042 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-12 finished in 257236 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((p0||(p1 U p2))))'
Support contains 4 out of 627 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 260 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:36:23] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:36:23] [INFO ] Invariant cache hit.
[2023-03-16 04:36:25] [INFO ] Implicit Places using invariants in 1818 ms returned []
Implicit Place search using SMT only with invariants took 1829 ms to find 0 implicit places.
[2023-03-16 04:36:25] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:36:25] [INFO ] Invariant cache hit.
[2023-03-16 04:36:34] [INFO ] Dead Transitions using invariants and state equation in 9331 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11421 ms. Remains : 626/627 places, 31352/31353 transitions.
Stuttering acceptance computed with spot in 47 ms :[(AND (NOT p0) (NOT p2))]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-14 automaton TGBA Formula[mat=[[{ cond=(AND (NOT p0) (NOT p2)), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (GEQ s606 1) (GEQ s619 1)), p2:(AND (GEQ s282 1) (GEQ s333 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, colored, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null][true]]
Product exploration explored 100000 steps with 26 reset in 4447 ms.
Product exploration explored 100000 steps with 27 reset in 4503 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p2)), (X (AND (NOT p0) (NOT p2))), (X (X (AND (NOT p0) (NOT p2))))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 140 ms. Reduced automaton from 1 states, 1 edges and 2 AP (stutter insensitive) to 1 states, 1 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 44 ms :[(AND (NOT p0) (NOT p2))]
Finished random walk after 781 steps, including 0 resets, run visited all 1 properties in 33 ms. (steps per millisecond=23 )
Knowledge obtained : [(AND (NOT p0) (NOT p2)), (X (AND (NOT p0) (NOT p2))), (X (X (AND (NOT p0) (NOT p2))))]
False Knowledge obtained : [(F (NOT (AND (NOT p0) (NOT p2))))]
Knowledge based reduction with 3 factoid took 162 ms. Reduced automaton from 1 states, 1 edges and 2 AP (stutter insensitive) to 1 states, 1 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 41 ms :[(AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 32 ms :[(AND (NOT p0) (NOT p2))]
[2023-03-16 04:36:44] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:36:44] [INFO ] Invariant cache hit.
Could not prove EG (AND (NOT p0) (NOT p2))
Support contains 4 out of 626 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 151 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:36:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:36:59] [INFO ] Invariant cache hit.
[2023-03-16 04:37:01] [INFO ] Implicit Places using invariants in 1838 ms returned []
Implicit Place search using SMT only with invariants took 1852 ms to find 0 implicit places.
[2023-03-16 04:37:01] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:37:01] [INFO ] Invariant cache hit.
[2023-03-16 04:37:11] [INFO ] Dead Transitions using invariants and state equation in 9265 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11290 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p2)), (X (AND (NOT p0) (NOT p2))), (X (X (AND (NOT p0) (NOT p2))))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 126 ms. Reduced automaton from 1 states, 1 edges and 2 AP (stutter insensitive) to 1 states, 1 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 35 ms :[(AND (NOT p0) (NOT p2))]
Finished random walk after 1949 steps, including 0 resets, run visited all 1 properties in 56 ms. (steps per millisecond=34 )
Knowledge obtained : [(AND (NOT p0) (NOT p2)), (X (AND (NOT p0) (NOT p2))), (X (X (AND (NOT p0) (NOT p2))))]
False Knowledge obtained : [(F (NOT (AND (NOT p0) (NOT p2))))]
Knowledge based reduction with 3 factoid took 135 ms. Reduced automaton from 1 states, 1 edges and 2 AP (stutter insensitive) to 1 states, 1 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 35 ms :[(AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 37 ms :[(AND (NOT p0) (NOT p2))]
[2023-03-16 04:37:11] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:37:11] [INFO ] Invariant cache hit.
Could not prove EG (AND (NOT p0) (NOT p2))
Stuttering acceptance computed with spot in 34 ms :[(AND (NOT p0) (NOT p2))]
Product exploration explored 100000 steps with 25 reset in 2909 ms.
Product exploration explored 100000 steps with 21 reset in 3183 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 153 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:37:33] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:37:33] [INFO ] Invariant cache hit.
[2023-03-16 04:37:34] [INFO ] Implicit Places using invariants in 1823 ms returned []
Implicit Place search using SMT only with invariants took 1848 ms to find 0 implicit places.
[2023-03-16 04:37:34] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:37:34] [INFO ] Invariant cache hit.
[2023-03-16 04:37:44] [INFO ] Dead Transitions using invariants and state equation in 9364 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11381 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-14 finished in 81863 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((G(((p2||G(p3))&&p1))&&p0)))'
Support contains 8 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 247 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:37:45] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:37:45] [INFO ] Computed 13 place invariants in 49 ms
[2023-03-16 04:37:47] [INFO ] Implicit Places using invariants in 1843 ms returned []
Implicit Place search using SMT only with invariants took 1857 ms to find 0 implicit places.
[2023-03-16 04:37:47] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:37:47] [INFO ] Invariant cache hit.
[2023-03-16 04:37:56] [INFO ] Dead Transitions using invariants and state equation in 9174 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11287 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 185 ms :[true, (OR (NOT p1) (NOT p0) (AND (NOT p2) (NOT p3))), (OR (NOT p1) (AND (NOT p2) (NOT p3))), (OR (NOT p1) (NOT p0) (AND (NOT p2) (NOT p3))), (OR (NOT p3) (NOT p1))]
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-15 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 3}], [{ cond=(OR (NOT p1) (AND (NOT p2) (NOT p3))), acceptance={} source=2 dest: 0}, { cond=(AND p1 p2), acceptance={} source=2 dest: 2}, { cond=(AND p1 (NOT p2) p3), acceptance={} source=2 dest: 4}], [{ cond=(OR (NOT p0) (NOT p1) (AND (NOT p2) (NOT p3))), acceptance={} source=3 dest: 0}, { cond=(AND p0 p1 p2), acceptance={} source=3 dest: 2}, { cond=(AND p0 p1 (NOT p2) p3), acceptance={} source=3 dest: 4}], [{ cond=(OR (NOT p1) (NOT p3)), acceptance={} source=4 dest: 0}, { cond=(AND p1 p3), acceptance={} source=4 dest: 4}]], initial=1, aps=[p1:(AND (GEQ s106 1) (GEQ s479 1)), p2:(AND (GEQ s63 1) (GEQ s76 1)), p3:(AND (GEQ s231 1) (GEQ s398 1)), p0:(AND (GEQ s93 1) (GEQ s489 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 0 ms.
FORMULA RERS17pb113-PT-5-LTLFireability-15 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb113-PT-5-LTLFireability-15 finished in 11569 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(X(((X(G(p0))&&G(p1)) U !p2)))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p0)||G((F(p2)&&p1)))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(X(F((X(p0)&&G(!p1))))) U G(p2))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p0)||G(F(p1)))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((X(p0)||G(p1))))'
Found a Lengthening insensitive property : RERS17pb113-PT-5-LTLFireability-11
Stuttering acceptance computed with spot in 156 ms :[true, (AND (NOT p1) (NOT p0)), (NOT p0), (AND (NOT p0) (NOT p1)), (NOT p1)]
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 178 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:37:57] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:37:57] [INFO ] Computed 13 place invariants in 47 ms
[2023-03-16 04:37:59] [INFO ] Implicit Places using invariants in 1831 ms returned []
Implicit Place search using SMT only with invariants took 1841 ms to find 0 implicit places.
[2023-03-16 04:37:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:37:59] [INFO ] Invariant cache hit.
[2023-03-16 04:38:08] [INFO ] Dead Transitions using invariants and state equation in 9433 ms found 0 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 11465 ms. Remains : 626/627 places, 31352/31353 transitions.
Running random walk in product with property : RERS17pb113-PT-5-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p1), acceptance={} source=1 dest: 2}, { cond=p1, acceptance={} source=1 dest: 3}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={} source=2 dest: 2}, { cond=(AND p1 p0), acceptance={} source=2 dest: 3}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=3 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={} source=3 dest: 2}, { cond=(AND p1 p0), acceptance={} source=3 dest: 3}, { cond=(AND p1 (NOT p0)), acceptance={} source=3 dest: 4}], [{ cond=(NOT p1), acceptance={} source=4 dest: 0}, { cond=p1, acceptance={} source=4 dest: 4}]], initial=1, aps=[p1:(OR (LT s165 1) (LT s311 1)), p0:(OR (LT s139 1) (LT s560 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, weak, inherently-weak, sl-invariant], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 0 reset in 3187 ms.
Product exploration explored 100000 steps with 0 reset in 3281 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p1 p0), (X (AND p1 p0)), (X p0), (X (NOT (AND p1 (NOT p0)))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (NOT (AND (NOT p1) p0))), (X (X (AND p1 p0))), true, (X (X p1)), (X (X p0)), (X (X (NOT (AND p1 (NOT p0))))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (X (X (NOT (AND (NOT p1) p0))))]
False Knowledge obtained : []
Knowledge based reduction with 13 factoid took 508 ms. Reduced automaton from 5 states, 12 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 195 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 436 ms. (steps per millisecond=22 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 24241 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24241 steps, saw 21893 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:38:20] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:38:20] [INFO ] Invariant cache hit.
[2023-03-16 04:38:20] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:38:41] [INFO ] After 20909ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:38:41] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:39:02] [INFO ] After 21525ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:39:02] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:39:06] [INFO ] After 3225ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-16 04:39:06] [INFO ] After 3226ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-16 04:39:06] [INFO ] After 25033ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 0 properties in 31 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 163 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 164 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 740 ms. (steps per millisecond=13 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 23956 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 23956 steps, saw 21636 distinct states, run finished after 3001 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:39:10] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:39:10] [INFO ] Invariant cache hit.
[2023-03-16 04:39:10] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:39:27] [INFO ] After 16844ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:39:27] [INFO ] [Nat]Absence check using 13 positive place invariants in 29 ms returned sat
[2023-03-16 04:39:47] [INFO ] After 19970ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:39:47] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:39:52] [INFO ] After 4783ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-16 04:39:52] [INFO ] After 4783ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-16 04:39:52] [INFO ] After 25049ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 0 properties in 30 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 147 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 147 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 177 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:39:52] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:39:52] [INFO ] Invariant cache hit.
[2023-03-16 04:39:54] [INFO ] Implicit Places using invariants in 1765 ms returned []
Implicit Place search using SMT only with invariants took 1775 ms to find 0 implicit places.
[2023-03-16 04:39:54] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:39:54] [INFO ] Invariant cache hit.
[2023-03-16 04:40:03] [INFO ] Dead Transitions using invariants and state equation in 8952 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10908 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND p1 p0), (X (AND p1 p0)), (X p0), (X (NOT (AND p1 (NOT p0)))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (NOT (AND (NOT p1) p0))), (X (X (AND p1 p0))), true, (X (X p1)), (X (X p0)), (X (X (NOT (AND p1 (NOT p0))))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (X (X (NOT (AND (NOT p1) p0))))]
False Knowledge obtained : []
Knowledge based reduction with 13 factoid took 499 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 171 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 186 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 67 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:40:04] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:40:04] [INFO ] Invariant cache hit.
[2023-03-16 04:40:06] [INFO ] Implicit Places using invariants in 1810 ms returned []
Implicit Place search using SMT only with invariants took 1811 ms to find 0 implicit places.
[2023-03-16 04:40:06] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:40:06] [INFO ] Invariant cache hit.
[2023-03-16 04:40:15] [INFO ] Dead Transitions using invariants and state equation in 9066 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10953 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p0 p1), (X (NOT (AND (NOT p0) p1))), (X (AND p0 p1)), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), true, (X (X (NOT (AND (NOT p0) p1)))), (X (X (AND p0 p1))), (X (X p1)), (X (X p0)), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 12 factoid took 461 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 221 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 417 ms. (steps per millisecond=23 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 24993 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24993 steps, saw 22558 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:40:19] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:40:19] [INFO ] Invariant cache hit.
[2023-03-16 04:40:19] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:40:35] [INFO ] After 15418ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:40:35] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:40:55] [INFO ] After 20565ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:40:56] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:41:00] [INFO ] After 4180ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-16 04:41:00] [INFO ] After 4181ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-16 04:41:00] [INFO ] After 25036ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 0 properties in 27 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 164 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 167 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 437 ms. (steps per millisecond=22 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 6) seen :0
Interrupted probabilistic random walk after 22271 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 22271 steps, saw 20131 distinct states, run finished after 3003 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 6 properties.
[2023-03-16 04:41:04] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:41:04] [INFO ] Invariant cache hit.
[2023-03-16 04:41:04] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:41:23] [INFO ] After 18853ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-16 04:41:23] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:41:42] [INFO ] After 19638ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2023-03-16 04:41:43] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:41:48] [INFO ] After 5125ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :5
[2023-03-16 04:41:48] [INFO ] After 5125ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-16 04:41:48] [INFO ] After 25042ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Parikh walk visited 0 properties in 34 ms.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 160 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 160 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 146 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:41:48] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:41:48] [INFO ] Invariant cache hit.
[2023-03-16 04:41:50] [INFO ] Implicit Places using invariants in 1794 ms returned []
Implicit Place search using SMT only with invariants took 1794 ms to find 0 implicit places.
[2023-03-16 04:41:50] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:41:50] [INFO ] Invariant cache hit.
[2023-03-16 04:41:58] [INFO ] Dead Transitions using invariants and state equation in 8332 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10275 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND p0 p1), (X (NOT (AND (NOT p0) p1))), (X (AND p0 p1)), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND p0 (NOT p1)))), true, (X (X (NOT (AND (NOT p0) p1)))), (X (X (AND p0 p1))), (X (X p1)), (X (X p0)), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 12 factoid took 454 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 193 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 181 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 209 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 0 reset in 4095 ms.
Product exploration explored 100000 steps with 0 reset in 4111 ms.
Applying partial POR strategy [true, false, true, true, true]
Stuttering acceptance computed with spot in 191 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1))]
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 151 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:42:08] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:42:08] [INFO ] Invariant cache hit.
[2023-03-16 04:42:17] [INFO ] Dead Transitions using invariants and state equation in 8780 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 8933 ms. Remains : 626/626 places, 31352/31352 transitions.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 71 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:42:17] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:42:17] [INFO ] Invariant cache hit.
[2023-03-16 04:42:19] [INFO ] Implicit Places using invariants in 1842 ms returned []
Implicit Place search using SMT only with invariants took 1855 ms to find 0 implicit places.
[2023-03-16 04:42:19] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:42:19] [INFO ] Invariant cache hit.
[2023-03-16 04:42:28] [INFO ] Dead Transitions using invariants and state equation in 9120 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11048 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLFireability-11 finished in 272169 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((p0||(p1 U p2))))'
[2023-03-16 04:42:30] [INFO ] Flatten gal took : 678 ms
[2023-03-16 04:42:30] [INFO ] Export to MCC of 8 properties in file /home/mcc/execution/LTLFireability.sr.xml took 1 ms.
[2023-03-16 04:42:30] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 627 places, 31353 transitions and 125406 arcs took 93 ms.
Total runtime 2533876 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb113-PT-5
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/369
LTLFireability

FORMULA RERS17pb113-PT-5-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-5-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-5-LTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 7188676 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16033140 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/369/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/369/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/369/LTLFireability.xml
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 11 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 16 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 21 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 31 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 36 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 61 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: LAUNCH task # 1 (type EXCL) for 0 RERS17pb113-PT-5-LTLFireability-03
lola: time limit : 426 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 1/426 1/32 RERS17pb113-PT-5-LTLFireability-03 21 m, 4 m/sec, 20 t fired, .

Time elapsed: 186 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 6/426 1/32 RERS17pb113-PT-5-LTLFireability-03 274 m, 50 m/sec, 273 t fired, .

Time elapsed: 191 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 11/426 1/32 RERS17pb113-PT-5-LTLFireability-03 595 m, 64 m/sec, 594 t fired, .

Time elapsed: 196 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 16/426 1/32 RERS17pb113-PT-5-LTLFireability-03 986 m, 78 m/sec, 985 t fired, .

Time elapsed: 201 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 21/426 1/32 RERS17pb113-PT-5-LTLFireability-03 1387 m, 80 m/sec, 1386 t fired, .

Time elapsed: 206 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 26/426 1/32 RERS17pb113-PT-5-LTLFireability-03 1776 m, 77 m/sec, 1775 t fired, .

Time elapsed: 211 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 31/426 1/32 RERS17pb113-PT-5-LTLFireability-03 2174 m, 79 m/sec, 2173 t fired, .

Time elapsed: 216 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 36/426 1/32 RERS17pb113-PT-5-LTLFireability-03 2577 m, 80 m/sec, 2576 t fired, .

Time elapsed: 221 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 41/426 1/32 RERS17pb113-PT-5-LTLFireability-03 2979 m, 80 m/sec, 2978 t fired, .

Time elapsed: 226 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 46/426 1/32 RERS17pb113-PT-5-LTLFireability-03 3388 m, 81 m/sec, 3387 t fired, .

Time elapsed: 231 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 51/426 1/32 RERS17pb113-PT-5-LTLFireability-03 3786 m, 79 m/sec, 3785 t fired, .

Time elapsed: 236 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 56/426 1/32 RERS17pb113-PT-5-LTLFireability-03 4177 m, 78 m/sec, 4176 t fired, .

Time elapsed: 241 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 61/426 1/32 RERS17pb113-PT-5-LTLFireability-03 4571 m, 78 m/sec, 4570 t fired, .

Time elapsed: 246 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 66/426 1/32 RERS17pb113-PT-5-LTLFireability-03 4977 m, 81 m/sec, 4976 t fired, .

Time elapsed: 251 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 71/426 1/32 RERS17pb113-PT-5-LTLFireability-03 5372 m, 79 m/sec, 5371 t fired, .

Time elapsed: 256 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 76/426 1/32 RERS17pb113-PT-5-LTLFireability-03 5753 m, 76 m/sec, 5752 t fired, .

Time elapsed: 261 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 81/426 1/32 RERS17pb113-PT-5-LTLFireability-03 6147 m, 78 m/sec, 6146 t fired, .

Time elapsed: 266 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 86/426 1/32 RERS17pb113-PT-5-LTLFireability-03 6510 m, 72 m/sec, 6509 t fired, .

Time elapsed: 271 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 91/426 1/32 RERS17pb113-PT-5-LTLFireability-03 6885 m, 75 m/sec, 6884 t fired, .

Time elapsed: 276 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 96/426 1/32 RERS17pb113-PT-5-LTLFireability-03 7247 m, 72 m/sec, 7246 t fired, .

Time elapsed: 281 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 101/426 1/32 RERS17pb113-PT-5-LTLFireability-03 7626 m, 75 m/sec, 7625 t fired, .

Time elapsed: 286 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 106/426 1/32 RERS17pb113-PT-5-LTLFireability-03 8002 m, 75 m/sec, 8001 t fired, .

Time elapsed: 291 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 111/426 1/32 RERS17pb113-PT-5-LTLFireability-03 8368 m, 73 m/sec, 8367 t fired, .

Time elapsed: 296 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 116/426 1/32 RERS17pb113-PT-5-LTLFireability-03 8735 m, 73 m/sec, 8734 t fired, .

Time elapsed: 301 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 121/426 1/32 RERS17pb113-PT-5-LTLFireability-03 9095 m, 72 m/sec, 9094 t fired, .

Time elapsed: 306 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 126/426 1/32 RERS17pb113-PT-5-LTLFireability-03 9466 m, 74 m/sec, 9465 t fired, .

Time elapsed: 311 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 131/426 1/32 RERS17pb113-PT-5-LTLFireability-03 9832 m, 73 m/sec, 9831 t fired, .

Time elapsed: 316 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 136/426 1/32 RERS17pb113-PT-5-LTLFireability-03 10168 m, 67 m/sec, 10167 t fired, .

Time elapsed: 321 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 141/426 1/32 RERS17pb113-PT-5-LTLFireability-03 10532 m, 72 m/sec, 10531 t fired, .

Time elapsed: 326 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 146/426 1/32 RERS17pb113-PT-5-LTLFireability-03 10901 m, 73 m/sec, 10900 t fired, .

Time elapsed: 331 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 151/426 1/32 RERS17pb113-PT-5-LTLFireability-03 11264 m, 72 m/sec, 11263 t fired, .

Time elapsed: 336 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 156/426 1/32 RERS17pb113-PT-5-LTLFireability-03 11628 m, 72 m/sec, 11627 t fired, .

Time elapsed: 341 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 161/426 1/32 RERS17pb113-PT-5-LTLFireability-03 11992 m, 72 m/sec, 11991 t fired, .

Time elapsed: 346 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 166/426 1/32 RERS17pb113-PT-5-LTLFireability-03 12312 m, 64 m/sec, 12311 t fired, .

Time elapsed: 351 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 171/426 1/32 RERS17pb113-PT-5-LTLFireability-03 12689 m, 75 m/sec, 12688 t fired, .

Time elapsed: 356 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 176/426 1/32 RERS17pb113-PT-5-LTLFireability-03 13041 m, 70 m/sec, 13040 t fired, .

Time elapsed: 361 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 181/426 1/32 RERS17pb113-PT-5-LTLFireability-03 13384 m, 68 m/sec, 13383 t fired, .

Time elapsed: 366 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 186/426 1/32 RERS17pb113-PT-5-LTLFireability-03 13745 m, 72 m/sec, 13744 t fired, .

Time elapsed: 371 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 191/426 1/32 RERS17pb113-PT-5-LTLFireability-03 14132 m, 77 m/sec, 14131 t fired, .

Time elapsed: 376 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 196/426 1/32 RERS17pb113-PT-5-LTLFireability-03 14456 m, 64 m/sec, 14455 t fired, .

Time elapsed: 381 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 201/426 1/32 RERS17pb113-PT-5-LTLFireability-03 14825 m, 73 m/sec, 14824 t fired, .

Time elapsed: 386 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 206/426 1/32 RERS17pb113-PT-5-LTLFireability-03 15211 m, 77 m/sec, 15210 t fired, .

Time elapsed: 391 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 211/426 1/32 RERS17pb113-PT-5-LTLFireability-03 15575 m, 72 m/sec, 15574 t fired, .

Time elapsed: 396 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 216/426 1/32 RERS17pb113-PT-5-LTLFireability-03 15902 m, 65 m/sec, 15901 t fired, .

Time elapsed: 401 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 221/426 1/32 RERS17pb113-PT-5-LTLFireability-03 16277 m, 75 m/sec, 16276 t fired, .

Time elapsed: 406 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 226/426 1/32 RERS17pb113-PT-5-LTLFireability-03 16572 m, 59 m/sec, 16571 t fired, .

Time elapsed: 411 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 231/426 1/32 RERS17pb113-PT-5-LTLFireability-03 16919 m, 69 m/sec, 16918 t fired, .

Time elapsed: 416 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 236/426 1/32 RERS17pb113-PT-5-LTLFireability-03 17292 m, 74 m/sec, 17291 t fired, .

Time elapsed: 421 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 241/426 1/32 RERS17pb113-PT-5-LTLFireability-03 17669 m, 75 m/sec, 17668 t fired, .

Time elapsed: 426 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 246/426 1/32 RERS17pb113-PT-5-LTLFireability-03 18037 m, 73 m/sec, 18036 t fired, .

Time elapsed: 431 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 251/426 1/32 RERS17pb113-PT-5-LTLFireability-03 18416 m, 75 m/sec, 18415 t fired, .

Time elapsed: 436 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 256/426 1/32 RERS17pb113-PT-5-LTLFireability-03 18783 m, 73 m/sec, 18782 t fired, .

Time elapsed: 441 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 261/426 1/32 RERS17pb113-PT-5-LTLFireability-03 19173 m, 78 m/sec, 19172 t fired, .

Time elapsed: 446 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 266/426 1/32 RERS17pb113-PT-5-LTLFireability-03 19568 m, 79 m/sec, 19567 t fired, .

Time elapsed: 451 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 271/426 1/32 RERS17pb113-PT-5-LTLFireability-03 19958 m, 78 m/sec, 19957 t fired, .

Time elapsed: 456 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 276/426 1/32 RERS17pb113-PT-5-LTLFireability-03 20346 m, 77 m/sec, 20345 t fired, .

Time elapsed: 461 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 281/426 1/32 RERS17pb113-PT-5-LTLFireability-03 20743 m, 79 m/sec, 20742 t fired, .

Time elapsed: 466 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 286/426 1/32 RERS17pb113-PT-5-LTLFireability-03 21150 m, 81 m/sec, 21149 t fired, .

Time elapsed: 471 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 291/426 1/32 RERS17pb113-PT-5-LTLFireability-03 21564 m, 82 m/sec, 21563 t fired, .

Time elapsed: 476 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 296/426 1/32 RERS17pb113-PT-5-LTLFireability-03 21969 m, 81 m/sec, 21968 t fired, .

Time elapsed: 481 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 301/426 1/32 RERS17pb113-PT-5-LTLFireability-03 22374 m, 81 m/sec, 22373 t fired, .

Time elapsed: 486 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 306/426 1/32 RERS17pb113-PT-5-LTLFireability-03 22785 m, 82 m/sec, 22784 t fired, .

Time elapsed: 491 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 311/426 1/32 RERS17pb113-PT-5-LTLFireability-03 23197 m, 82 m/sec, 23196 t fired, .

Time elapsed: 496 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 316/426 1/32 RERS17pb113-PT-5-LTLFireability-03 23613 m, 83 m/sec, 23612 t fired, .

Time elapsed: 501 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 321/426 1/32 RERS17pb113-PT-5-LTLFireability-03 24025 m, 82 m/sec, 24024 t fired, .

Time elapsed: 506 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 326/426 1/32 RERS17pb113-PT-5-LTLFireability-03 24434 m, 81 m/sec, 24433 t fired, .

Time elapsed: 511 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 331/426 1/32 RERS17pb113-PT-5-LTLFireability-03 24838 m, 80 m/sec, 24837 t fired, .

Time elapsed: 516 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 336/426 1/32 RERS17pb113-PT-5-LTLFireability-03 25242 m, 80 m/sec, 25241 t fired, .

Time elapsed: 521 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 341/426 1/32 RERS17pb113-PT-5-LTLFireability-03 25655 m, 82 m/sec, 25654 t fired, .

Time elapsed: 526 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 346/426 1/32 RERS17pb113-PT-5-LTLFireability-03 26055 m, 80 m/sec, 26054 t fired, .

Time elapsed: 531 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 351/426 1/32 RERS17pb113-PT-5-LTLFireability-03 26454 m, 79 m/sec, 26453 t fired, .

Time elapsed: 536 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 356/426 1/32 RERS17pb113-PT-5-LTLFireability-03 26858 m, 80 m/sec, 26857 t fired, .

Time elapsed: 541 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 361/426 1/32 RERS17pb113-PT-5-LTLFireability-03 27259 m, 80 m/sec, 27258 t fired, .

Time elapsed: 546 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 366/426 1/32 RERS17pb113-PT-5-LTLFireability-03 27661 m, 80 m/sec, 27660 t fired, .

Time elapsed: 551 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 371/426 1/32 RERS17pb113-PT-5-LTLFireability-03 28059 m, 79 m/sec, 28058 t fired, .

Time elapsed: 556 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 376/426 1/32 RERS17pb113-PT-5-LTLFireability-03 28458 m, 79 m/sec, 28457 t fired, .

Time elapsed: 561 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 381/426 1/32 RERS17pb113-PT-5-LTLFireability-03 28865 m, 81 m/sec, 28864 t fired, .

Time elapsed: 566 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 386/426 1/32 RERS17pb113-PT-5-LTLFireability-03 29270 m, 81 m/sec, 29269 t fired, .

Time elapsed: 571 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
lola: FINISHED task # 1 (type EXCL) for RERS17pb113-PT-5-LTLFireability-03
lola: result : false
lola: markings : 29547
lola: fired transitions : 29548
lola: time used : 389.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 RERS17pb113-PT-5-LTLFireability-11
lola: time limit : 432 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 2/432 1/32 RERS17pb113-PT-5-LTLFireability-11 47830 m, 9566 m/sec, 47903 t fired, .

Time elapsed: 576 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 7/432 2/32 RERS17pb113-PT-5-LTLFireability-11 203175 m, 31069 m/sec, 207340 t fired, .

Time elapsed: 581 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 12/432 4/32 RERS17pb113-PT-5-LTLFireability-11 357140 m, 30793 m/sec, 372343 t fired, .

Time elapsed: 586 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 17/432 5/32 RERS17pb113-PT-5-LTLFireability-11 506256 m, 29823 m/sec, 546089 t fired, .

Time elapsed: 591 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 22/432 7/32 RERS17pb113-PT-5-LTLFireability-11 652266 m, 29202 m/sec, 733459 t fired, .

Time elapsed: 596 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 27/432 8/32 RERS17pb113-PT-5-LTLFireability-11 799097 m, 29366 m/sec, 906660 t fired, .

Time elapsed: 601 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 32/432 9/32 RERS17pb113-PT-5-LTLFireability-11 944681 m, 29116 m/sec, 1084630 t fired, .

Time elapsed: 606 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 37/432 11/32 RERS17pb113-PT-5-LTLFireability-11 1091006 m, 29265 m/sec, 1257791 t fired, .

Time elapsed: 611 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 42/432 12/32 RERS17pb113-PT-5-LTLFireability-11 1239225 m, 29643 m/sec, 1426210 t fired, .

Time elapsed: 616 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 47/432 14/32 RERS17pb113-PT-5-LTLFireability-11 1385171 m, 29189 m/sec, 1596304 t fired, .

Time elapsed: 621 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 52/432 15/32 RERS17pb113-PT-5-LTLFireability-11 1531634 m, 29292 m/sec, 1765215 t fired, .

Time elapsed: 626 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 57/432 16/32 RERS17pb113-PT-5-LTLFireability-11 1677745 m, 29222 m/sec, 1934060 t fired, .

Time elapsed: 631 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 62/432 18/32 RERS17pb113-PT-5-LTLFireability-11 1823527 m, 29156 m/sec, 2103346 t fired, .

Time elapsed: 636 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 67/432 19/32 RERS17pb113-PT-5-LTLFireability-11 1968283 m, 28951 m/sec, 2271782 t fired, .

Time elapsed: 641 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 72/432 20/32 RERS17pb113-PT-5-LTLFireability-11 2115451 m, 29433 m/sec, 2442186 t fired, .

Time elapsed: 646 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 77/432 22/32 RERS17pb113-PT-5-LTLFireability-11 2261212 m, 29152 m/sec, 2617321 t fired, .

Time elapsed: 651 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 82/432 23/32 RERS17pb113-PT-5-LTLFireability-11 2405741 m, 28905 m/sec, 2794284 t fired, .

Time elapsed: 656 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 87/432 24/32 RERS17pb113-PT-5-LTLFireability-11 2551345 m, 29120 m/sec, 2965954 t fired, .

Time elapsed: 661 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 92/432 26/32 RERS17pb113-PT-5-LTLFireability-11 2698056 m, 29342 m/sec, 3131089 t fired, .

Time elapsed: 666 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 97/432 27/32 RERS17pb113-PT-5-LTLFireability-11 2843319 m, 29052 m/sec, 3306467 t fired, .

Time elapsed: 671 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 102/432 28/32 RERS17pb113-PT-5-LTLFireability-11 2991630 m, 29662 m/sec, 3484701 t fired, .

Time elapsed: 676 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 107/432 30/32 RERS17pb113-PT-5-LTLFireability-11 3140650 m, 29804 m/sec, 3660459 t fired, .

Time elapsed: 681 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 112/432 31/32 RERS17pb113-PT-5-LTLFireability-11 3290161 m, 29902 m/sec, 3835553 t fired, .

Time elapsed: 686 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 LTL EXCL 117/432 32/32 RERS17pb113-PT-5-LTLFireability-11 3439769 m, 29921 m/sec, 4013163 t fired, .

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
lola: CANCELED task # 16 (type EXCL) for RERS17pb113-PT-5-LTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-5-LTLFireability-09
lola: time limit : 484 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for RERS17pb113-PT-5-LTLFireability-09
lola: result : false
lola: markings : 4973
lola: fired transitions : 4973
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 RERS17pb113-PT-5-LTLFireability-05
lola: time limit : 580 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for RERS17pb113-PT-5-LTLFireability-05
lola: result : true
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 RERS17pb113-PT-5-LTLFireability-12
lola: time limit : 726 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 5/726 1/32 RERS17pb113-PT-5-LTLFireability-12 401 m, 80 m/sec, 400 t fired, .

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 10/726 1/32 RERS17pb113-PT-5-LTLFireability-12 826 m, 85 m/sec, 825 t fired, .

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 15/726 1/32 RERS17pb113-PT-5-LTLFireability-12 1245 m, 83 m/sec, 1244 t fired, .

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 20/726 1/32 RERS17pb113-PT-5-LTLFireability-12 1653 m, 81 m/sec, 1652 t fired, .

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 25/726 1/32 RERS17pb113-PT-5-LTLFireability-12 2066 m, 82 m/sec, 2065 t fired, .

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 30/726 1/32 RERS17pb113-PT-5-LTLFireability-12 2474 m, 81 m/sec, 2473 t fired, .

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 35/726 1/32 RERS17pb113-PT-5-LTLFireability-12 2914 m, 88 m/sec, 2913 t fired, .

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 40/726 1/32 RERS17pb113-PT-5-LTLFireability-12 3330 m, 83 m/sec, 3329 t fired, .

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 45/726 1/32 RERS17pb113-PT-5-LTLFireability-12 3744 m, 82 m/sec, 3743 t fired, .

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 50/726 1/32 RERS17pb113-PT-5-LTLFireability-12 4160 m, 83 m/sec, 4159 t fired, .

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 55/726 1/32 RERS17pb113-PT-5-LTLFireability-12 4586 m, 85 m/sec, 4585 t fired, .

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 60/726 1/32 RERS17pb113-PT-5-LTLFireability-12 5006 m, 84 m/sec, 5005 t fired, .

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 65/726 1/32 RERS17pb113-PT-5-LTLFireability-12 5453 m, 89 m/sec, 5452 t fired, .

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 70/726 1/32 RERS17pb113-PT-5-LTLFireability-12 5874 m, 84 m/sec, 5873 t fired, .

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 75/726 1/32 RERS17pb113-PT-5-LTLFireability-12 6297 m, 84 m/sec, 6296 t fired, .

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 80/726 1/32 RERS17pb113-PT-5-LTLFireability-12 6717 m, 84 m/sec, 6716 t fired, .

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 85/726 1/32 RERS17pb113-PT-5-LTLFireability-12 7137 m, 84 m/sec, 7136 t fired, .

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 90/726 1/32 RERS17pb113-PT-5-LTLFireability-12 7561 m, 84 m/sec, 7560 t fired, .

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 95/726 1/32 RERS17pb113-PT-5-LTLFireability-12 7983 m, 84 m/sec, 7982 t fired, .

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 100/726 1/32 RERS17pb113-PT-5-LTLFireability-12 8403 m, 84 m/sec, 8402 t fired, .

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 105/726 1/32 RERS17pb113-PT-5-LTLFireability-12 8823 m, 84 m/sec, 8822 t fired, .

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 110/726 1/32 RERS17pb113-PT-5-LTLFireability-12 9245 m, 84 m/sec, 9244 t fired, .

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 115/726 1/32 RERS17pb113-PT-5-LTLFireability-12 9673 m, 85 m/sec, 9672 t fired, .

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 120/726 1/32 RERS17pb113-PT-5-LTLFireability-12 10091 m, 83 m/sec, 10090 t fired, .

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 125/726 1/32 RERS17pb113-PT-5-LTLFireability-12 10508 m, 83 m/sec, 10507 t fired, .

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 130/726 1/32 RERS17pb113-PT-5-LTLFireability-12 10938 m, 86 m/sec, 10937 t fired, .

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 135/726 1/32 RERS17pb113-PT-5-LTLFireability-12 11362 m, 84 m/sec, 11361 t fired, .

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 140/726 1/32 RERS17pb113-PT-5-LTLFireability-12 11782 m, 84 m/sec, 11781 t fired, .

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 145/726 1/32 RERS17pb113-PT-5-LTLFireability-12 12201 m, 83 m/sec, 12200 t fired, .

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 150/726 1/32 RERS17pb113-PT-5-LTLFireability-12 12632 m, 86 m/sec, 12631 t fired, .

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 155/726 1/32 RERS17pb113-PT-5-LTLFireability-12 13062 m, 86 m/sec, 13061 t fired, .

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 160/726 1/32 RERS17pb113-PT-5-LTLFireability-12 13479 m, 83 m/sec, 13478 t fired, .

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 165/726 1/32 RERS17pb113-PT-5-LTLFireability-12 13895 m, 83 m/sec, 13894 t fired, .

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 170/726 1/32 RERS17pb113-PT-5-LTLFireability-12 14312 m, 83 m/sec, 14311 t fired, .

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 175/726 1/32 RERS17pb113-PT-5-LTLFireability-12 14727 m, 83 m/sec, 14726 t fired, .

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 180/726 1/32 RERS17pb113-PT-5-LTLFireability-12 15148 m, 84 m/sec, 15147 t fired, .

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 185/726 1/32 RERS17pb113-PT-5-LTLFireability-12 15574 m, 85 m/sec, 15573 t fired, .

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 190/726 1/32 RERS17pb113-PT-5-LTLFireability-12 15984 m, 82 m/sec, 15983 t fired, .

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 195/726 1/32 RERS17pb113-PT-5-LTLFireability-12 16408 m, 84 m/sec, 16407 t fired, .

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 200/726 1/32 RERS17pb113-PT-5-LTLFireability-12 16817 m, 81 m/sec, 16816 t fired, .

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 205/726 1/32 RERS17pb113-PT-5-LTLFireability-12 17233 m, 83 m/sec, 17232 t fired, .

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 210/726 1/32 RERS17pb113-PT-5-LTLFireability-12 17657 m, 84 m/sec, 17656 t fired, .

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 215/726 1/32 RERS17pb113-PT-5-LTLFireability-12 18087 m, 86 m/sec, 18086 t fired, .

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 220/726 1/32 RERS17pb113-PT-5-LTLFireability-12 18510 m, 84 m/sec, 18509 t fired, .

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 225/726 1/32 RERS17pb113-PT-5-LTLFireability-12 18928 m, 83 m/sec, 18927 t fired, .

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 230/726 1/32 RERS17pb113-PT-5-LTLFireability-12 19348 m, 84 m/sec, 19347 t fired, .

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 235/726 1/32 RERS17pb113-PT-5-LTLFireability-12 19768 m, 84 m/sec, 19767 t fired, .

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 240/726 1/32 RERS17pb113-PT-5-LTLFireability-12 20202 m, 86 m/sec, 20201 t fired, .

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 245/726 1/32 RERS17pb113-PT-5-LTLFireability-12 20628 m, 85 m/sec, 20627 t fired, .

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 250/726 1/32 RERS17pb113-PT-5-LTLFireability-12 21058 m, 86 m/sec, 21057 t fired, .

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 255/726 1/32 RERS17pb113-PT-5-LTLFireability-12 21489 m, 86 m/sec, 21488 t fired, .

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 260/726 1/32 RERS17pb113-PT-5-LTLFireability-12 21918 m, 85 m/sec, 21917 t fired, .

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 265/726 1/32 RERS17pb113-PT-5-LTLFireability-12 22349 m, 86 m/sec, 22348 t fired, .

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 270/726 1/32 RERS17pb113-PT-5-LTLFireability-12 22767 m, 83 m/sec, 22766 t fired, .

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 275/726 1/32 RERS17pb113-PT-5-LTLFireability-12 23198 m, 86 m/sec, 23197 t fired, .

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 280/726 1/32 RERS17pb113-PT-5-LTLFireability-12 23618 m, 84 m/sec, 23617 t fired, .

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 285/726 1/32 RERS17pb113-PT-5-LTLFireability-12 24053 m, 87 m/sec, 24052 t fired, .

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 290/726 1/32 RERS17pb113-PT-5-LTLFireability-12 24484 m, 86 m/sec, 24483 t fired, .

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 295/726 1/32 RERS17pb113-PT-5-LTLFireability-12 24935 m, 90 m/sec, 24934 t fired, .

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 300/726 1/32 RERS17pb113-PT-5-LTLFireability-12 25378 m, 88 m/sec, 25377 t fired, .

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 305/726 1/32 RERS17pb113-PT-5-LTLFireability-12 25855 m, 95 m/sec, 25854 t fired, .

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 310/726 1/32 RERS17pb113-PT-5-LTLFireability-12 26306 m, 90 m/sec, 26305 t fired, .

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 315/726 1/32 RERS17pb113-PT-5-LTLFireability-12 26729 m, 84 m/sec, 26728 t fired, .

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 320/726 1/32 RERS17pb113-PT-5-LTLFireability-12 27130 m, 80 m/sec, 27129 t fired, .

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 325/726 1/32 RERS17pb113-PT-5-LTLFireability-12 27547 m, 83 m/sec, 27546 t fired, .

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 330/726 1/32 RERS17pb113-PT-5-LTLFireability-12 27967 m, 84 m/sec, 27966 t fired, .

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 335/726 1/32 RERS17pb113-PT-5-LTLFireability-12 28398 m, 86 m/sec, 28397 t fired, .

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 340/726 1/32 RERS17pb113-PT-5-LTLFireability-12 28817 m, 83 m/sec, 28816 t fired, .

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 345/726 1/32 RERS17pb113-PT-5-LTLFireability-12 29243 m, 85 m/sec, 29242 t fired, .

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 350/726 1/32 RERS17pb113-PT-5-LTLFireability-12 29676 m, 86 m/sec, 29675 t fired, .

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 355/726 1/32 RERS17pb113-PT-5-LTLFireability-12 30106 m, 86 m/sec, 30105 t fired, .

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 360/726 1/32 RERS17pb113-PT-5-LTLFireability-12 30533 m, 85 m/sec, 30532 t fired, .

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-5-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 LTL EXCL 365/726 1/32 RERS17pb113-PT-5-LTLFireability-12 30952 m, 83 m/sec, 30951 t fired, .

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 8
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLFireability-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-05: LTL true LTL model checker
RERS17pb113-PT-5-LTLFireability-07: LTL unknown AGGR
RERS17pb113-PT-5-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-5-LTLFireability-10: LTL unknown AGGR
RERS17pb113-PT-5-LTLFireability-11: LTL unknown AGGR
RERS17pb113-PT-5-LTLFireability-12: LTL unknown AGGR
RERS17pb113-PT-5-LTLFireability-14: LTL unknown AGGR


Time elapsed: 1064 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-5"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb113-PT-5, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199100036"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-5.tgz
mv RERS17pb113-PT-5 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;