Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199100034.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb113-PT-5, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199100034
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.5K Feb 26 18:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 18:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 18:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 26 18:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 18:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 18:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 18:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 26 18:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-00
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-01
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-02
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-03
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-04
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-05
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-06
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-07
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-08
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-09
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-10
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-11
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-12
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-13
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-14
FORMULA_NAME RERS17pb113-PT-5-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678938230574

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-5
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 03:43:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 03:43:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 03:43:53] [INFO ] Load time of PNML (sax parser for PT used): 667 ms
[2023-03-16 03:43:53] [INFO ] Transformed 639 places.
[2023-03-16 03:43:53] [INFO ] Transformed 31353 transitions.
[2023-03-16 03:43:53] [INFO ] Parsed PT model containing 639 places and 31353 transitions and 125418 arcs in 857 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 18 ms.
Support contains 225 out of 639 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 639/639 places, 31353/31353 transitions.
Ensure Unique test removed 12 places
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 627 transition count 31353
Applied a total of 12 rules in 196 ms. Remains 627 /639 variables (removed 12) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 03:43:53] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 03:43:53] [INFO ] Computed 13 place invariants in 95 ms
[2023-03-16 03:43:55] [INFO ] Implicit Places using invariants in 1564 ms returned []
Implicit Place search using SMT only with invariants took 1727 ms to find 0 implicit places.
[2023-03-16 03:43:55] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:43:55] [INFO ] Invariant cache hit.
[2023-03-16 03:44:04] [INFO ] Dead Transitions using invariants and state equation in 8837 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 627/639 places, 31353/31353 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10773 ms. Remains : 627/639 places, 31353/31353 transitions.
Support contains 225 out of 627 places after structural reductions.
[2023-03-16 03:44:05] [INFO ] Flatten gal took : 977 ms
[2023-03-16 03:44:06] [INFO ] Flatten gal took : 782 ms
[2023-03-16 03:44:08] [INFO ] Input system was already deterministic with 31353 transitions.
Support contains 223 out of 627 places (down from 225) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 963 ms. (steps per millisecond=10 ) properties (out of 97) seen :25
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 72) seen :0
Running SMT prover for 72 properties.
[2023-03-16 03:44:10] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:44:10] [INFO ] Invariant cache hit.
[2023-03-16 03:44:11] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 03:44:35] [INFO ] After 23692ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:70
[2023-03-16 03:44:36] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 03:44:36] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 03:44:36] [INFO ] After 25586ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 72 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 179 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 408 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 411 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1018 ms. (steps per millisecond=9 ) properties (out of 72) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=19 ) properties (out of 68) seen :0
Interrupted probabilistic random walk after 21975 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 21975 steps, saw 19865 distinct states, run finished after 3004 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 68 properties.
[2023-03-16 03:44:41] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:44:41] [INFO ] Invariant cache hit.
[2023-03-16 03:44:42] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 03:45:07] [INFO ] After 23920ms SMT Verify possible using state equation in real domain returned unsat :0 sat :10 real:57
[2023-03-16 03:45:07] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 03:45:07] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 03:45:07] [INFO ] After 25227ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 68 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 174 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 223 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 223 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 770 ms. (steps per millisecond=12 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Interrupted probabilistic random walk after 22083 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 22083 steps, saw 19961 distinct states, run finished after 3001 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 68 properties.
[2023-03-16 03:45:12] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:45:12] [INFO ] Invariant cache hit.
[2023-03-16 03:45:13] [INFO ] [Real]Absence check using 13 positive place invariants in 9 ms returned sat
[2023-03-16 03:45:37] [INFO ] After 23877ms SMT Verify possible using state equation in real domain returned unsat :0 sat :14 real:53
[2023-03-16 03:45:37] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 03:45:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 03:45:37] [INFO ] After 25185ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 68 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 174 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 192 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 192 ms. Remains : 627/627 places, 31353/31353 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 191 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 03:45:38] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:45:38] [INFO ] Invariant cache hit.
[2023-03-16 03:45:39] [INFO ] Implicit Places using invariants in 1401 ms returned []
Implicit Place search using SMT only with invariants took 1403 ms to find 0 implicit places.
[2023-03-16 03:45:39] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:45:39] [INFO ] Invariant cache hit.
[2023-03-16 03:45:48] [INFO ] Dead Transitions using invariants and state equation in 8993 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10595 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:45:49] [INFO ] Flatten gal took : 655 ms
[2023-03-16 03:45:50] [INFO ] Flatten gal took : 767 ms
[2023-03-16 03:45:51] [INFO ] Input system was already deterministic with 31353 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 292 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 293 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 03:45:53] [INFO ] Flatten gal took : 620 ms
[2023-03-16 03:45:53] [INFO ] Flatten gal took : 714 ms
[2023-03-16 03:45:55] [INFO ] Input system was already deterministic with 31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 365 ms. (steps per millisecond=27 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 24454 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24454 steps, saw 22086 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 03:45:58] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 03:45:58] [INFO ] Computed 13 place invariants in 98 ms
[2023-03-16 03:45:58] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:46:17] [INFO ] After 18253ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 03:46:17] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 03:46:23] [INFO ] After 6584ms SMT Verify possible using 268 Read/Feed constraints in real domain returned unsat :0 sat :0
[2023-03-16 03:46:23] [INFO ] After 25068ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 27 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 311 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 312 ms. Remains : 626/626 places, 31352/31352 transitions.
Finished random walk after 62060 steps, including 1 resets, run visited all 2 properties in 2810 ms. (steps per millisecond=22 )
Interrupted random walk after 832815 steps, including 2 resets, run timeout after 30001 ms. (steps per millisecond=27 ) properties seen 0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 1993 ms. (steps per millisecond=501 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 843974 steps, run timeout after 93001 ms. (steps per millisecond=9 ) properties seen :{}
Probabilistic random walk after 843974 steps, saw 760599 distinct states, run finished after 93001 ms. (steps per millisecond=9 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 03:48:32] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:48:32] [INFO ] Invariant cache hit.
[2023-03-16 03:48:32] [INFO ] [Real]Absence check using 13 positive place invariants in 13 ms returned sat
[2023-03-16 03:48:51] [INFO ] After 19139ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 03:48:51] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 03:48:59] [INFO ] After 8379ms SMT Verify possible using 268 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:48:59] [INFO ] After 27739ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:49:00] [INFO ] [Nat]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 03:49:16] [INFO ] After 16145ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:49:23] [INFO ] After 7149ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 03:49:24] [INFO ] Deduced a trap composed of 40 places in 445 ms of which 5 ms to minimize.
[2023-03-16 03:49:24] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1231 ms
[2023-03-16 03:49:24] [INFO ] After 8724ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 451 ms.
[2023-03-16 03:49:25] [INFO ] After 25453ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 9 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 171 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 171 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 168 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 03:49:25] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:49:25] [INFO ] Invariant cache hit.
[2023-03-16 03:49:27] [INFO ] Implicit Places using invariants in 2012 ms returned []
Implicit Place search using SMT only with invariants took 2015 ms to find 0 implicit places.
[2023-03-16 03:49:27] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:49:27] [INFO ] Invariant cache hit.
[2023-03-16 03:49:36] [INFO ] Dead Transitions using invariants and state equation in 8671 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10863 ms. Remains : 626/626 places, 31352/31352 transitions.
Finished random walk after 10137 steps, including 0 resets, run visited all 2 properties in 341 ms. (steps per millisecond=29 )
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 626 transition count 18325
Applied a total of 13027 rules in 636 ms. Remains 626 /626 variables (removed 0) and now considering 18325/31352 (removed 13027) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 03:49:37] [INFO ] Computed 13 place invariants in 53 ms
[2023-03-16 03:49:37] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 03:49:50] [INFO ] After 13054ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:49:50] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:50:03] [INFO ] After 13186ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:50:04] [INFO ] After 13952ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 452 ms.
[2023-03-16 03:50:05] [INFO ] After 14516ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 76 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 77 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:05] [INFO ] Flatten gal took : 573 ms
[2023-03-16 03:50:06] [INFO ] Flatten gal took : 729 ms
[2023-03-16 03:50:07] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 70 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 71 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:08] [INFO ] Flatten gal took : 590 ms
[2023-03-16 03:50:09] [INFO ] Flatten gal took : 661 ms
[2023-03-16 03:50:10] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 177 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 178 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 03:50:11] [INFO ] Flatten gal took : 568 ms
[2023-03-16 03:50:12] [INFO ] Flatten gal took : 665 ms
[2023-03-16 03:50:13] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 69 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:14] [INFO ] Flatten gal took : 574 ms
[2023-03-16 03:50:15] [INFO ] Flatten gal took : 662 ms
[2023-03-16 03:50:16] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 71 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 72 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:17] [INFO ] Flatten gal took : 572 ms
[2023-03-16 03:50:17] [INFO ] Flatten gal took : 673 ms
[2023-03-16 03:50:19] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 70 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:20] [INFO ] Flatten gal took : 571 ms
[2023-03-16 03:50:20] [INFO ] Flatten gal took : 693 ms
[2023-03-16 03:50:22] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 157 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 158 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:23] [INFO ] Flatten gal took : 580 ms
[2023-03-16 03:50:23] [INFO ] Flatten gal took : 664 ms
[2023-03-16 03:50:25] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 69 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:25] [INFO ] Flatten gal took : 570 ms
[2023-03-16 03:50:26] [INFO ] Flatten gal took : 671 ms
[2023-03-16 03:50:27] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 166 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 166 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 03:50:28] [INFO ] Flatten gal took : 582 ms
[2023-03-16 03:50:29] [INFO ] Flatten gal took : 661 ms
[2023-03-16 03:50:30] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 162 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 163 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 03:50:31] [INFO ] Flatten gal took : 578 ms
[2023-03-16 03:50:32] [INFO ] Flatten gal took : 670 ms
[2023-03-16 03:50:33] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 70 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 72 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:34] [INFO ] Flatten gal took : 578 ms
[2023-03-16 03:50:34] [INFO ] Flatten gal took : 678 ms
[2023-03-16 03:50:36] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 68 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 69 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:36] [INFO ] Flatten gal took : 586 ms
[2023-03-16 03:50:37] [INFO ] Flatten gal took : 667 ms
[2023-03-16 03:50:38] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 77 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 79 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:39] [INFO ] Flatten gal took : 581 ms
[2023-03-16 03:50:40] [INFO ] Flatten gal took : 673 ms
[2023-03-16 03:50:41] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 72 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 74 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:42] [INFO ] Flatten gal took : 583 ms
[2023-03-16 03:50:43] [INFO ] Flatten gal took : 679 ms
[2023-03-16 03:50:44] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 69 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 03:50:45] [INFO ] Flatten gal took : 570 ms
[2023-03-16 03:50:45] [INFO ] Flatten gal took : 670 ms
[2023-03-16 03:50:47] [INFO ] Input system was already deterministic with 31353 transitions.
[2023-03-16 03:50:47] [INFO ] Flatten gal took : 643 ms
[2023-03-16 03:50:48] [INFO ] Flatten gal took : 675 ms
[2023-03-16 03:50:48] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-16 03:50:48] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 627 places, 31353 transitions and 125406 arcs took 87 ms.
Total runtime 416362 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb113-PT-5
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

BK_STOP 1678939117234

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 39 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 44 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 49 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 54 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 59 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 64 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 69 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 74 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 79 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 84 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 89 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 94 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 99 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 129.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 75.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 16.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 15.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 39.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 24.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 1 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLFireability-00: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-03: AG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLFireability-15: CTL 1 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 606 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-5"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb113-PT-5, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199100034"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-5.tgz
mv RERS17pb113-PT-5 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;