fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r327-tall-167889199100033
Last Updated
May 14, 2023

About the Execution of LoLa+red for RERS17pb113-PT-5

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
0.000 1181279.00 0.00 0.00 ??F????????????? normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199100033.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb113-PT-5, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199100033
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.5K Feb 26 18:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 18:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 18:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 26 18:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 18:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 18:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 18:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 26 18:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-00
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-01
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-02
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-03
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-04
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-05
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-06
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-07
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-08
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-09
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-10
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-11
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-12
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-13
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-14
FORMULA_NAME RERS17pb113-PT-5-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678938024115

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-5
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 03:40:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-16 03:40:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 03:40:26] [INFO ] Load time of PNML (sax parser for PT used): 804 ms
[2023-03-16 03:40:26] [INFO ] Transformed 639 places.
[2023-03-16 03:40:26] [INFO ] Transformed 31353 transitions.
[2023-03-16 03:40:26] [INFO ] Parsed PT model containing 639 places and 31353 transitions and 125418 arcs in 1007 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 15 ms.
Support contains 159 out of 639 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 639/639 places, 31353/31353 transitions.
Ensure Unique test removed 8 places
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 631 transition count 31353
Applied a total of 8 rules in 208 ms. Remains 631 /639 variables (removed 8) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 03:40:27] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 631 cols
[2023-03-16 03:40:27] [INFO ] Computed 17 place invariants in 116 ms
[2023-03-16 03:40:29] [INFO ] Implicit Places using invariants in 2098 ms returned []
Implicit Place search using SMT only with invariants took 2121 ms to find 0 implicit places.
[2023-03-16 03:40:29] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:40:29] [INFO ] Invariant cache hit.
[2023-03-16 03:40:38] [INFO ] Dead Transitions using invariants and state equation in 8776 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 631/639 places, 31353/31353 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11115 ms. Remains : 631/639 places, 31353/31353 transitions.
Support contains 159 out of 631 places after structural reductions.
[2023-03-16 03:40:39] [INFO ] Flatten gal took : 1069 ms
[2023-03-16 03:40:40] [INFO ] Flatten gal took : 814 ms
[2023-03-16 03:40:42] [INFO ] Input system was already deterministic with 31353 transitions.
Support contains 156 out of 631 places (down from 159) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 662 ms. (steps per millisecond=15 ) properties (out of 96) seen :59
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=22 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 37) seen :0
Running SMT prover for 37 properties.
[2023-03-16 03:40:43] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:40:43] [INFO ] Invariant cache hit.
[2023-03-16 03:40:44] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 03:40:44] [INFO ] [Real]Absence check using 13 positive and 4 generalized place invariants in 3 ms returned sat
[2023-03-16 03:40:44] [INFO ] After 592ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:37
[2023-03-16 03:40:44] [INFO ] [Nat]Absence check using 13 positive place invariants in 9 ms returned sat
[2023-03-16 03:40:44] [INFO ] [Nat]Absence check using 13 positive and 4 generalized place invariants in 1 ms returned sat
[2023-03-16 03:41:09] [INFO ] After 24355ms SMT Verify possible using state equation in natural domain returned unsat :11 sat :26
[2023-03-16 03:41:09] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 03:41:09] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 03:41:09] [INFO ] After 25321ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:37
Fused 37 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 59 ms.
Support contains 58 out of 631 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 334 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 335 ms. Remains : 627/631 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 539 ms. (steps per millisecond=18 ) properties (out of 26) seen :8
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0
Running SMT prover for 18 properties.
[2023-03-16 03:41:10] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 03:41:10] [INFO ] Computed 13 place invariants in 68 ms
[2023-03-16 03:41:11] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 03:41:11] [INFO ] After 312ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-16 03:41:11] [INFO ] [Nat]Absence check using 13 positive place invariants in 11 ms returned sat
[2023-03-16 03:41:32] [INFO ] After 21130ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-03-16 03:41:33] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 03:41:36] [INFO ] After 3109ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :17
[2023-03-16 03:41:36] [INFO ] After 3116ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :17
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-16 03:41:36] [INFO ] After 25047ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :17
Parikh walk visited 3 properties in 14460 ms.
Support contains 40 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 206 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 206 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 478 ms. (steps per millisecond=20 ) properties (out of 15) seen :3
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 12) seen :0
Running SMT prover for 12 properties.
[2023-03-16 03:41:52] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:41:52] [INFO ] Invariant cache hit.
[2023-03-16 03:41:52] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 03:41:52] [INFO ] After 219ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:12
[2023-03-16 03:41:52] [INFO ] [Nat]Absence check using 13 positive place invariants in 14 ms returned sat
[2023-03-16 03:42:12] [INFO ] After 19456ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :12
[2023-03-16 03:42:12] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 03:42:17] [INFO ] After 5164ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :11
[2023-03-16 03:42:17] [INFO ] After 5165ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 10 ms.
[2023-03-16 03:42:17] [INFO ] After 25049ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Parikh walk visited 0 properties in 58 ms.
Support contains 37 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 206 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 206 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 551 ms. (steps per millisecond=18 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 12) seen :0
Interrupted probabilistic random walk after 22883 steps, run timeout after 3002 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 22883 steps, saw 20670 distinct states, run finished after 3004 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 12 properties.
[2023-03-16 03:42:21] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:42:21] [INFO ] Invariant cache hit.
[2023-03-16 03:42:22] [INFO ] [Real]Absence check using 13 positive place invariants in 9 ms returned sat
[2023-03-16 03:42:22] [INFO ] After 214ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:12
[2023-03-16 03:42:22] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 03:42:43] [INFO ] After 20658ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :12
[2023-03-16 03:42:43] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 03:42:47] [INFO ] After 3949ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :11
[2023-03-16 03:42:47] [INFO ] After 3951ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-16 03:42:47] [INFO ] After 25044ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Parikh walk visited 0 properties in 51 ms.
Support contains 37 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 159 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 159 ms. Remains : 627/627 places, 31353/31353 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 152 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 03:42:47] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:42:47] [INFO ] Invariant cache hit.
[2023-03-16 03:42:49] [INFO ] Implicit Places using invariants in 1880 ms returned []
Implicit Place search using SMT only with invariants took 1881 ms to find 0 implicit places.
[2023-03-16 03:42:49] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:42:49] [INFO ] Invariant cache hit.
[2023-03-16 03:42:58] [INFO ] Dead Transitions using invariants and state equation in 8540 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10577 ms. Remains : 627/627 places, 31353/31353 transitions.
Successfully simplified 11 atomic propositions for a total of 16 simplifications.
[2023-03-16 03:42:58] [INFO ] Flatten gal took : 586 ms
[2023-03-16 03:42:58] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA RERS17pb113-PT-5-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-16 03:42:59] [INFO ] Flatten gal took : 666 ms
[2023-03-16 03:43:01] [INFO ] Input system was already deterministic with 31353 transitions.
Support contains 135 out of 631 places (down from 146) after GAL structural reductions.
Computed a total of 5 stabilizing places and 1 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Applied a total of 0 rules in 239 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 241 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:43:02] [INFO ] Flatten gal took : 561 ms
[2023-03-16 03:43:02] [INFO ] Flatten gal took : 648 ms
[2023-03-16 03:43:04] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 85 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 86 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:43:04] [INFO ] Flatten gal took : 546 ms
[2023-03-16 03:43:05] [INFO ] Flatten gal took : 668 ms
[2023-03-16 03:43:07] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 84 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 85 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:43:07] [INFO ] Flatten gal took : 574 ms
[2023-03-16 03:43:08] [INFO ] Flatten gal took : 647 ms
[2023-03-16 03:43:10] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 94 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 95 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:43:10] [INFO ] Flatten gal took : 545 ms
[2023-03-16 03:43:11] [INFO ] Flatten gal took : 704 ms
[2023-03-16 03:43:13] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 85 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 85 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:43:13] [INFO ] Flatten gal took : 544 ms
[2023-03-16 03:43:14] [INFO ] Flatten gal took : 757 ms
[2023-03-16 03:43:16] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 96 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 98 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:43:16] [INFO ] Flatten gal took : 611 ms
[2023-03-16 03:43:17] [INFO ] Flatten gal took : 702 ms
[2023-03-16 03:43:18] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 548 ms. Remains 626 /631 variables (removed 5) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 549 ms. Remains : 626/631 places, 31352/31353 transitions.
[2023-03-16 03:43:20] [INFO ] Flatten gal took : 597 ms
[2023-03-16 03:43:20] [INFO ] Flatten gal took : 632 ms
[2023-03-16 03:43:22] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 83 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 84 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:43:23] [INFO ] Flatten gal took : 548 ms
[2023-03-16 03:43:23] [INFO ] Flatten gal took : 640 ms
[2023-03-16 03:43:25] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 83 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 84 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:43:25] [INFO ] Flatten gal took : 547 ms
[2023-03-16 03:43:26] [INFO ] Flatten gal took : 746 ms
[2023-03-16 03:43:28] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 351 ms. Remains 626 /631 variables (removed 5) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 353 ms. Remains : 626/631 places, 31352/31353 transitions.
[2023-03-16 03:43:29] [INFO ] Flatten gal took : 551 ms
[2023-03-16 03:43:29] [INFO ] Flatten gal took : 631 ms
[2023-03-16 03:43:31] [INFO ] Input system was already deterministic with 31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 254 ms. (steps per millisecond=39 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 24755 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24755 steps, saw 22346 distinct states, run finished after 3003 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 03:43:34] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 03:43:34] [INFO ] Computed 13 place invariants in 58 ms
[2023-03-16 03:43:35] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:43:52] [INFO ] After 17570ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:43:52] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:44:12] [INFO ] After 19590ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:44:12] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 03:44:17] [INFO ] After 5221ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 03:44:17] [INFO ] After 25030ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 5 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 153 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 154 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 100000 steps, including 2 resets, run finished after 3264 ms. (steps per millisecond=30 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 03:44:21] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:44:21] [INFO ] Invariant cache hit.
[2023-03-16 03:44:21] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:44:41] [INFO ] After 19926ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 03:44:41] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 03:44:50] [INFO ] After 9206ms SMT Verify possible using 268 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-16 03:44:52] [INFO ] Deduced a trap composed of 40 places in 672 ms of which 3 ms to minimize.
[2023-03-16 03:44:53] [INFO ] Deduced a trap composed of 40 places in 500 ms of which 1 ms to minimize.
[2023-03-16 03:44:54] [INFO ] Deduced a trap composed of 40 places in 379 ms of which 1 ms to minimize.
[2023-03-16 03:44:54] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 3173 ms
[2023-03-16 03:44:54] [INFO ] After 13429ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:44:54] [INFO ] After 33783ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:44:54] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 03:45:12] [INFO ] After 17585ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:45:19] [INFO ] After 7363ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 03:45:21] [INFO ] Deduced a trap composed of 40 places in 850 ms of which 10 ms to minimize.
[2023-03-16 03:45:22] [INFO ] Deduced a trap composed of 40 places in 718 ms of which 1 ms to minimize.
[2023-03-16 03:45:23] [INFO ] Deduced a trap composed of 64 places in 516 ms of which 0 ms to minimize.
[2023-03-16 03:45:24] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 3686 ms
[2023-03-16 03:45:24] [INFO ] After 11760ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 890 ms.
[2023-03-16 03:45:25] [INFO ] After 30329ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Interrupted random walk after 972127 steps, including 2 resets, run timeout after 30001 ms. (steps per millisecond=32 ) properties seen 0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 2524 ms. (steps per millisecond=396 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 852831 steps, run timeout after 96001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 852831 steps, saw 768668 distinct states, run finished after 96001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 03:47:33] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:47:33] [INFO ] Invariant cache hit.
[2023-03-16 03:47:33] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 03:47:52] [INFO ] After 18328ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:47:52] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:48:09] [INFO ] After 17334ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:48:09] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 03:48:16] [INFO ] After 7193ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 03:48:17] [INFO ] Deduced a trap composed of 40 places in 545 ms of which 2 ms to minimize.
[2023-03-16 03:48:18] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1375 ms
[2023-03-16 03:48:18] [INFO ] After 8990ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 760 ms.
[2023-03-16 03:48:19] [INFO ] After 27287ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 5 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 172 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 172 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 170 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 03:48:19] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:48:19] [INFO ] Invariant cache hit.
[2023-03-16 03:48:21] [INFO ] Implicit Places using invariants in 1780 ms returned []
Implicit Place search using SMT only with invariants took 1792 ms to find 0 implicit places.
[2023-03-16 03:48:21] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:48:21] [INFO ] Invariant cache hit.
[2023-03-16 03:48:30] [INFO ] Dead Transitions using invariants and state equation in 8788 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10766 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 100000 steps, including 2 resets, run finished after 2821 ms. (steps per millisecond=35 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 03:48:33] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:48:33] [INFO ] Invariant cache hit.
[2023-03-16 03:48:33] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 03:48:50] [INFO ] After 17185ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 03:48:50] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 03:48:59] [INFO ] After 8659ms SMT Verify possible using 268 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-16 03:49:01] [INFO ] Deduced a trap composed of 40 places in 622 ms of which 1 ms to minimize.
[2023-03-16 03:49:01] [INFO ] Deduced a trap composed of 40 places in 485 ms of which 1 ms to minimize.
[2023-03-16 03:49:02] [INFO ] Deduced a trap composed of 40 places in 341 ms of which 1 ms to minimize.
[2023-03-16 03:49:03] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 3044 ms
[2023-03-16 03:49:03] [INFO ] After 12737ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:49:03] [INFO ] After 30093ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:49:03] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 03:49:23] [INFO ] After 20590ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:49:31] [INFO ] After 7453ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 03:49:33] [INFO ] Deduced a trap composed of 40 places in 900 ms of which 1 ms to minimize.
[2023-03-16 03:49:34] [INFO ] Deduced a trap composed of 40 places in 716 ms of which 0 ms to minimize.
[2023-03-16 03:49:35] [INFO ] Deduced a trap composed of 64 places in 555 ms of which 0 ms to minimize.
[2023-03-16 03:49:35] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 3799 ms
[2023-03-16 03:49:35] [INFO ] After 11966ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 876 ms.
[2023-03-16 03:49:36] [INFO ] After 33512ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Incomplete random walk after 10000 steps, including 2 resets, run finished after 263 ms. (steps per millisecond=38 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 24705 steps, run timeout after 3002 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24705 steps, saw 22303 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 03:49:40] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:49:40] [INFO ] Invariant cache hit.
[2023-03-16 03:49:40] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:50:00] [INFO ] After 20322ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:50:00] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 03:50:18] [INFO ] After 17530ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:50:18] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 03:50:25] [INFO ] After 7379ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 03:50:25] [INFO ] After 7379ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 10 ms.
[2023-03-16 03:50:25] [INFO ] After 25108ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 4 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 173 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 174 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 281 ms. (steps per millisecond=35 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 24874 steps, run timeout after 3002 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24874 steps, saw 22451 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 03:50:29] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:50:29] [INFO ] Invariant cache hit.
[2023-03-16 03:50:29] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 03:50:48] [INFO ] After 19191ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:50:48] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:51:06] [INFO ] After 17724ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:51:06] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 03:51:13] [INFO ] After 7126ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 03:51:13] [INFO ] After 7127ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-16 03:51:13] [INFO ] After 25045ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 155 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 155 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 151 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 03:51:13] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:51:13] [INFO ] Invariant cache hit.
[2023-03-16 03:51:15] [INFO ] Implicit Places using invariants in 1818 ms returned []
Implicit Place search using SMT only with invariants took 1820 ms to find 0 implicit places.
[2023-03-16 03:51:15] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 03:51:15] [INFO ] Invariant cache hit.
[2023-03-16 03:51:24] [INFO ] Dead Transitions using invariants and state equation in 8847 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10824 ms. Remains : 626/626 places, 31352/31352 transitions.
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 626 transition count 18325
Applied a total of 13027 rules in 767 ms. Remains 626 /626 variables (removed 0) and now considering 18325/31352 (removed 13027) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 03:51:25] [INFO ] Computed 13 place invariants in 50 ms
[2023-03-16 03:51:25] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 03:51:42] [INFO ] After 17605ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 03:51:43] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 03:52:01] [INFO ] After 18184ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 03:52:02] [INFO ] After 19845ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 773 ms.
[2023-03-16 03:52:03] [INFO ] After 20715ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in SI_CTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 326 ms. Remains 626 /631 variables (removed 5) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 326 ms. Remains : 626/631 places, 31352/31353 transitions.
[2023-03-16 03:52:04] [INFO ] Flatten gal took : 568 ms
[2023-03-16 03:52:05] [INFO ] Flatten gal took : 644 ms
[2023-03-16 03:52:06] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 87 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 87 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:52:07] [INFO ] Flatten gal took : 552 ms
[2023-03-16 03:52:07] [INFO ] Flatten gal took : 639 ms
[2023-03-16 03:52:09] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 102 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 103 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:52:10] [INFO ] Flatten gal took : 637 ms
[2023-03-16 03:52:10] [INFO ] Flatten gal took : 751 ms
[2023-03-16 03:52:12] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 627 transition count 31353
Applied a total of 4 rules in 102 ms. Remains 627 /631 variables (removed 4) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 102 ms. Remains : 627/631 places, 31353/31353 transitions.
[2023-03-16 03:52:13] [INFO ] Flatten gal took : 638 ms
[2023-03-16 03:52:14] [INFO ] Flatten gal took : 747 ms
[2023-03-16 03:52:16] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 631/631 places, 31353/31353 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 628 transition count 31353
Applied a total of 3 rules in 102 ms. Remains 628 /631 variables (removed 3) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 103 ms. Remains : 628/631 places, 31353/31353 transitions.
[2023-03-16 03:52:16] [INFO ] Flatten gal took : 627 ms
[2023-03-16 03:52:17] [INFO ] Flatten gal took : 714 ms
[2023-03-16 03:52:19] [INFO ] Input system was already deterministic with 31353 transitions.
[2023-03-16 03:52:20] [INFO ] Flatten gal took : 663 ms
[2023-03-16 03:52:21] [INFO ] Flatten gal took : 739 ms
[2023-03-16 03:52:21] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 3 ms.
[2023-03-16 03:52:21] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 631 places, 31353 transitions and 125410 arcs took 100 ms.
Total runtime 715572 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb113-PT-5
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/366

BK_STOP 1678939205394

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/366/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/366/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/366/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 108.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 77.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 14.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 19.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 15.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 1 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 44 (type EXCL) for 43 RERS17pb113-PT-5-CTLCardinality-14
lola: time limit : 188 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 1 0 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 0/188 0/32 RERS17pb113-PT-5-CTLCardinality-14 --

Time elapsed: 398 secs. Pages in use: 0
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 1 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/188 1/32 RERS17pb113-PT-5-CTLCardinality-14 12955 m, 2591 m/sec, 25926 t fired, .

Time elapsed: 403 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 1 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/188 1/32 RERS17pb113-PT-5-CTLCardinality-14 23756 m, 2160 m/sec, 47548 t fired, .

Time elapsed: 408 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 1 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 1 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/188 1/32 RERS17pb113-PT-5-CTLCardinality-14 46637 m, 4576 m/sec, 93553 t fired, .

Time elapsed: 413 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 1 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 1 0 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/188 1/32 RERS17pb113-PT-5-CTLCardinality-14 67763 m, 4225 m/sec, 137125 t fired, .

Time elapsed: 418 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 1 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 1 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/188 1/32 RERS17pb113-PT-5-CTLCardinality-14 93605 m, 5168 m/sec, 189148 t fired, .

Time elapsed: 433 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 1 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 1 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/188 2/32 RERS17pb113-PT-5-CTLCardinality-14 114548 m, 4188 m/sec, 231644 t fired, .

Time elapsed: 438 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-CTLCardinality-00: EFAG 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-04: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-07: DISJ 0 1 0 0 2 0 0 0
RERS17pb113-PT-5-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-10: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-CTLCardinality-15: DISJ 0 1 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/188 2/32 RERS17pb113-PT-5-CTLCardinality-14 114548 m, 0 m/sec, 231644 t fired, .

Time elapsed: 443 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 689 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-5"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb113-PT-5, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199100033"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-5.tgz
mv RERS17pb113-PT-5 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;