Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199000002.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb113-PT-1, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199000002
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 4.6K Feb 26 18:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 42K Feb 26 18:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 26 18:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 18:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.4K Feb 26 18:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 26 18:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 18:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 18:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-00
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-01
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-02
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-03
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-04
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-05
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-06
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-07
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-08
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-09
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-10
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-11
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-12
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-13
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-14
FORMULA_NAME RERS17pb113-PT-1-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678929977989

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-1
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 01:26:19] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 01:26:19] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 01:26:20] [INFO ] Load time of PNML (sax parser for PT used): 655 ms
[2023-03-16 01:26:20] [INFO ] Transformed 639 places.
[2023-03-16 01:26:20] [INFO ] Transformed 31353 transitions.
[2023-03-16 01:26:20] [INFO ] Found NUPN structural information;
[2023-03-16 01:26:20] [INFO ] Parsed PT model containing 639 places and 31353 transitions and 125418 arcs in 881 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 18 ms.
Support contains 205 out of 639 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 639/639 places, 31353/31353 transitions.
Ensure Unique test removed 12 places
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 627 transition count 31353
Applied a total of 12 rules in 352 ms. Remains 627 /639 variables (removed 12) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 01:26:21] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 01:26:21] [INFO ] Computed 13 place invariants in 145 ms
[2023-03-16 01:26:23] [INFO ] Implicit Places using invariants in 2289 ms returned []
Implicit Place search using SMT only with invariants took 2328 ms to find 0 implicit places.
[2023-03-16 01:26:23] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 01:26:23] [INFO ] Invariant cache hit.
[2023-03-16 01:26:32] [INFO ] Dead Transitions using invariants and state equation in 9256 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 627/639 places, 31353/31353 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11953 ms. Remains : 627/639 places, 31353/31353 transitions.
Support contains 205 out of 627 places after structural reductions.
[2023-03-16 01:26:34] [INFO ] Flatten gal took : 956 ms
[2023-03-16 01:26:35] [INFO ] Flatten gal took : 831 ms
[2023-03-16 01:26:36] [INFO ] Input system was already deterministic with 31353 transitions.
Support contains 202 out of 627 places (down from 205) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 850 ms. (steps per millisecond=11 ) properties (out of 81) seen :25
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=21 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 56) seen :0
Running SMT prover for 56 properties.
[2023-03-16 01:26:38] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 01:26:38] [INFO ] Invariant cache hit.
[2023-03-16 01:26:40] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 01:26:56] [INFO ] After 17174ms SMT Verify possible using all constraints in real domain returned unsat :12 sat :0 real:44
[2023-03-16 01:26:57] [INFO ] [Nat]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 01:27:18] [INFO ] After 21432ms SMT Verify possible using state equation in natural domain returned unsat :43 sat :13
[2023-03-16 01:27:19] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 01:27:21] [INFO ] After 2299ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :43 sat :12
[2023-03-16 01:27:21] [INFO ] After 2300ms SMT Verify possible using trap constraints in natural domain returned unsat :43 sat :12
Attempting to minimize the solution found.
Minimization took 10 ms.
[2023-03-16 01:27:21] [INFO ] After 25041ms SMT Verify possible using all constraints in natural domain returned unsat :43 sat :12
Fused 56 Parikh solutions to 13 different solutions.
Parikh walk visited 0 properties in 81 ms.
Support contains 26 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 487 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 489 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 637 ms. (steps per millisecond=15 ) properties (out of 13) seen :4
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=125 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 91 ms. (steps per millisecond=109 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 56 ms. (steps per millisecond=178 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=111 ) properties (out of 3) seen :1
Running SMT prover for 2 properties.
[2023-03-16 01:27:23] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 01:27:23] [INFO ] Computed 13 place invariants in 73 ms
[2023-03-16 01:27:23] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 01:27:38] [INFO ] After 14443ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 01:27:38] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 01:28:00] [INFO ] After 22227ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 01:28:00] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 01:28:03] [INFO ] After 2305ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 01:28:03] [INFO ] After 2306ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 8 ms.
[2023-03-16 01:28:03] [INFO ] After 25046ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 10 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 183 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 183 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 411 ms. (steps per millisecond=24 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 14138 steps, run timeout after 3001 ms. (steps per millisecond=4 ) properties seen :{}
Probabilistic random walk after 14138 steps, saw 9486 distinct states, run finished after 3003 ms. (steps per millisecond=4 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 01:28:06] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 01:28:06] [INFO ] Invariant cache hit.
[2023-03-16 01:28:07] [INFO ] [Real]Absence check using 13 positive place invariants in 9 ms returned sat
[2023-03-16 01:28:21] [INFO ] After 14379ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 01:28:21] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 01:28:41] [INFO ] After 20531ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 01:28:42] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 01:28:46] [INFO ] After 4249ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-16 01:28:46] [INFO ] After 4250ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-16 01:28:46] [INFO ] After 25053ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 10 ms.
Support contains 6 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 192 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 193 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 183 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 01:28:46] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 01:28:46] [INFO ] Invariant cache hit.
[2023-03-16 01:28:48] [INFO ] Implicit Places using invariants in 2012 ms returned []
Implicit Place search using SMT only with invariants took 2014 ms to find 0 implicit places.
[2023-03-16 01:28:48] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 01:28:48] [INFO ] Invariant cache hit.
[2023-03-16 01:28:58] [INFO ] Dead Transitions using invariants and state equation in 9460 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11666 ms. Remains : 626/626 places, 31352/31352 transitions.
Successfully simplified 43 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 2 formulas.
FORMULA RERS17pb113-PT-1-CTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-1-CTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-1-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-1-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-16 01:28:58] [INFO ] Initial state reduction rules for CTL removed 3 formulas.
[2023-03-16 01:28:58] [INFO ] Flatten gal took : 646 ms
FORMULA RERS17pb113-PT-1-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-1-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-1-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-16 01:28:59] [INFO ] Flatten gal took : 776 ms
[2023-03-16 01:29:01] [INFO ] Input system was already deterministic with 31353 transitions.
Support contains 26 out of 627 places (down from 57) after GAL structural reductions.
FORMULA RERS17pb113-PT-1-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 83 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 85 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 01:29:02] [INFO ] Flatten gal took : 632 ms
[2023-03-16 01:29:03] [INFO ] Flatten gal took : 718 ms
[2023-03-16 01:29:04] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 76 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 76 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 01:29:05] [INFO ] Flatten gal took : 616 ms
[2023-03-16 01:29:06] [INFO ] Flatten gal took : 724 ms
[2023-03-16 01:29:08] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 76 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 77 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 01:29:08] [INFO ] Flatten gal took : 580 ms
[2023-03-16 01:29:09] [INFO ] Flatten gal took : 669 ms
[2023-03-16 01:29:11] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 76 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 77 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 01:29:11] [INFO ] Flatten gal took : 569 ms
[2023-03-16 01:29:12] [INFO ] Flatten gal took : 657 ms
[2023-03-16 01:29:13] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 73 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 73 ms. Remains : 627/627 places, 31353/31353 transitions.
[2023-03-16 01:29:14] [INFO ] Flatten gal took : 562 ms
[2023-03-16 01:29:15] [INFO ] Flatten gal took : 657 ms
[2023-03-16 01:29:16] [INFO ] Input system was already deterministic with 31353 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 210 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 212 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 01:29:17] [INFO ] Flatten gal took : 564 ms
[2023-03-16 01:29:18] [INFO ] Flatten gal took : 652 ms
[2023-03-16 01:29:19] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 185 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 186 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 01:29:20] [INFO ] Flatten gal took : 551 ms
[2023-03-16 01:29:21] [INFO ] Flatten gal took : 642 ms
[2023-03-16 01:29:22] [INFO ] Input system was already deterministic with 31352 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 182 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 183 ms. Remains : 626/627 places, 31352/31353 transitions.
[2023-03-16 01:29:23] [INFO ] Flatten gal took : 560 ms
[2023-03-16 01:29:24] [INFO ] Flatten gal took : 660 ms
[2023-03-16 01:29:25] [INFO ] Input system was already deterministic with 31352 transitions.
[2023-03-16 01:29:26] [INFO ] Flatten gal took : 617 ms
[2023-03-16 01:29:26] [INFO ] Flatten gal took : 648 ms
[2023-03-16 01:29:26] [INFO ] Export to MCC of 8 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-16 01:29:26] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 627 places, 31353 transitions and 125406 arcs took 101 ms.
Total runtime 187111 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb113-PT-1
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/369
CTLFireability

FORMULA RERS17pb113-PT-1-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-1-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-1-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-1-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-1-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-1-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RERS17pb113-PT-1-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 5756268 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16061960 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/369/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/369/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/369/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:451
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 11 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 16 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 21 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 31 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 36 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 11.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 61 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-00: INITIAL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: Created skeleton in 12.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 RERS17pb113-PT-1-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for RERS17pb113-PT-1-CTLFireability-00
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 8
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 16 (type EXCL) for 15 RERS17pb113-PT-1-CTLFireability-11
lola: time limit : 490 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 16 (type EXCL) for RERS17pb113-PT-1-CTLFireability-11
lola: result : false
lola: markings : 1809
lola: fired transitions : 3617
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 RERS17pb113-PT-1-CTLFireability-02
lola: time limit : 572 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for RERS17pb113-PT-1-CTLFireability-02
lola: result : false
lola: markings : 1808
lola: fired transitions : 1807
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-09: EF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 8
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 24 (type EXCL) for 18 RERS17pb113-PT-1-CTLFireability-14
lola: time limit : 686 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 25 (type FNDP) for 12 RERS17pb113-PT-1-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 26 (type EQUN) for 12 RERS17pb113-PT-1-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 28 (type SRCH) for 12 RERS17pb113-PT-1-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: FINISHED task # 28 (type SRCH) for RERS17pb113-PT-1-CTLFireability-09
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
lola: FINISHED task # 25 (type FNDP) for RERS17pb113-PT-1-CTLFireability-09
lola: result : true
lola: fired transitions : 123
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 26 (type EQUN) for RERS17pb113-PT-1-CTLFireability-09 (obsolete)
sara: try reading problem file /home/mcc/execution/369/CTLFireability-26.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 5/858 1/32 RERS17pb113-PT-1-CTLFireability-14 998 m, 199 m/sec, 997 t fired, .

Time elapsed: 171 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 10/858 1/32 RERS17pb113-PT-1-CTLFireability-14 2143 m, 229 m/sec, 2762 t fired, .

Time elapsed: 176 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 15/858 1/32 RERS17pb113-PT-1-CTLFireability-14 2964 m, 164 m/sec, 5747 t fired, .

Time elapsed: 181 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 20/858 1/32 RERS17pb113-PT-1-CTLFireability-14 4229 m, 253 m/sec, 10818 t fired, .

Time elapsed: 186 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 25/858 1/32 RERS17pb113-PT-1-CTLFireability-14 5408 m, 235 m/sec, 16114 t fired, .

Time elapsed: 191 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 30/858 1/32 RERS17pb113-PT-1-CTLFireability-14 6727 m, 263 m/sec, 21682 t fired, .

Time elapsed: 196 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 35/858 1/32 RERS17pb113-PT-1-CTLFireability-14 7982 m, 251 m/sec, 28014 t fired, .

Time elapsed: 201 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 40/858 1/32 RERS17pb113-PT-1-CTLFireability-14 9220 m, 247 m/sec, 34389 t fired, .

Time elapsed: 206 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 45/858 1/32 RERS17pb113-PT-1-CTLFireability-14 10503 m, 256 m/sec, 40540 t fired, .

Time elapsed: 211 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 50/858 1/32 RERS17pb113-PT-1-CTLFireability-14 11832 m, 265 m/sec, 46288 t fired, .

Time elapsed: 216 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 55/858 1/32 RERS17pb113-PT-1-CTLFireability-14 13168 m, 267 m/sec, 52002 t fired, .

Time elapsed: 221 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 60/858 1/32 RERS17pb113-PT-1-CTLFireability-14 14477 m, 261 m/sec, 58466 t fired, .

Time elapsed: 226 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 65/858 1/32 RERS17pb113-PT-1-CTLFireability-14 15769 m, 258 m/sec, 64086 t fired, .

Time elapsed: 231 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 70/858 1/32 RERS17pb113-PT-1-CTLFireability-14 17062 m, 258 m/sec, 69675 t fired, .

Time elapsed: 236 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 75/858 1/32 RERS17pb113-PT-1-CTLFireability-14 18372 m, 262 m/sec, 75939 t fired, .

Time elapsed: 241 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 80/858 1/32 RERS17pb113-PT-1-CTLFireability-14 19710 m, 267 m/sec, 82440 t fired, .

Time elapsed: 246 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 85/858 1/32 RERS17pb113-PT-1-CTLFireability-14 20970 m, 252 m/sec, 88181 t fired, .

Time elapsed: 251 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 90/858 1/32 RERS17pb113-PT-1-CTLFireability-14 22204 m, 246 m/sec, 94118 t fired, .

Time elapsed: 256 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 95/858 1/32 RERS17pb113-PT-1-CTLFireability-14 23393 m, 237 m/sec, 99975 t fired, .

Time elapsed: 261 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 100/858 1/32 RERS17pb113-PT-1-CTLFireability-14 24469 m, 215 m/sec, 105066 t fired, .

Time elapsed: 266 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 105/858 1/32 RERS17pb113-PT-1-CTLFireability-14 25684 m, 243 m/sec, 110612 t fired, .

Time elapsed: 271 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 110/858 1/32 RERS17pb113-PT-1-CTLFireability-14 26917 m, 246 m/sec, 115796 t fired, .

Time elapsed: 276 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 115/858 1/32 RERS17pb113-PT-1-CTLFireability-14 28192 m, 255 m/sec, 121644 t fired, .

Time elapsed: 281 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 120/858 1/32 RERS17pb113-PT-1-CTLFireability-14 29260 m, 213 m/sec, 126999 t fired, .

Time elapsed: 286 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 125/858 1/32 RERS17pb113-PT-1-CTLFireability-14 30558 m, 259 m/sec, 132126 t fired, .

Time elapsed: 291 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 130/858 1/32 RERS17pb113-PT-1-CTLFireability-14 31843 m, 257 m/sec, 138500 t fired, .

Time elapsed: 296 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 135/858 1/32 RERS17pb113-PT-1-CTLFireability-14 33186 m, 268 m/sec, 144318 t fired, .

Time elapsed: 301 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 140/858 1/32 RERS17pb113-PT-1-CTLFireability-14 34531 m, 269 m/sec, 151131 t fired, .

Time elapsed: 306 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 145/858 1/32 RERS17pb113-PT-1-CTLFireability-14 35761 m, 246 m/sec, 156625 t fired, .

Time elapsed: 311 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 150/858 1/32 RERS17pb113-PT-1-CTLFireability-14 37028 m, 253 m/sec, 162416 t fired, .

Time elapsed: 316 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 155/858 1/32 RERS17pb113-PT-1-CTLFireability-14 38259 m, 246 m/sec, 168585 t fired, .

Time elapsed: 321 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 160/858 1/32 RERS17pb113-PT-1-CTLFireability-14 39506 m, 249 m/sec, 174144 t fired, .

Time elapsed: 326 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 165/858 1/32 RERS17pb113-PT-1-CTLFireability-14 40791 m, 257 m/sec, 180274 t fired, .

Time elapsed: 331 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 170/858 1/32 RERS17pb113-PT-1-CTLFireability-14 42053 m, 252 m/sec, 187130 t fired, .

Time elapsed: 336 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 175/858 1/32 RERS17pb113-PT-1-CTLFireability-14 43269 m, 243 m/sec, 193616 t fired, .

Time elapsed: 341 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 180/858 1/32 RERS17pb113-PT-1-CTLFireability-14 44546 m, 255 m/sec, 200340 t fired, .

Time elapsed: 346 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 185/858 1/32 RERS17pb113-PT-1-CTLFireability-14 45861 m, 263 m/sec, 207795 t fired, .

Time elapsed: 351 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 190/858 1/32 RERS17pb113-PT-1-CTLFireability-14 47145 m, 256 m/sec, 214937 t fired, .

Time elapsed: 356 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 195/858 1/32 RERS17pb113-PT-1-CTLFireability-14 48300 m, 231 m/sec, 221656 t fired, .

Time elapsed: 361 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 200/858 1/32 RERS17pb113-PT-1-CTLFireability-14 49571 m, 254 m/sec, 228798 t fired, .

Time elapsed: 366 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 205/858 1/32 RERS17pb113-PT-1-CTLFireability-14 50847 m, 255 m/sec, 235834 t fired, .

Time elapsed: 371 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 210/858 1/32 RERS17pb113-PT-1-CTLFireability-14 52127 m, 256 m/sec, 243301 t fired, .

Time elapsed: 376 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 215/858 1/32 RERS17pb113-PT-1-CTLFireability-14 53328 m, 240 m/sec, 249866 t fired, .

Time elapsed: 381 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 220/858 1/32 RERS17pb113-PT-1-CTLFireability-14 54388 m, 212 m/sec, 255183 t fired, .

Time elapsed: 386 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 225/858 1/32 RERS17pb113-PT-1-CTLFireability-14 55639 m, 250 m/sec, 262440 t fired, .

Time elapsed: 391 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 230/858 1/32 RERS17pb113-PT-1-CTLFireability-14 56865 m, 245 m/sec, 269163 t fired, .

Time elapsed: 396 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 235/858 1/32 RERS17pb113-PT-1-CTLFireability-14 58174 m, 261 m/sec, 277010 t fired, .

Time elapsed: 401 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 240/858 1/32 RERS17pb113-PT-1-CTLFireability-14 59447 m, 254 m/sec, 284208 t fired, .

Time elapsed: 406 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 245/858 1/32 RERS17pb113-PT-1-CTLFireability-14 60762 m, 263 m/sec, 291762 t fired, .

Time elapsed: 411 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 250/858 1/32 RERS17pb113-PT-1-CTLFireability-14 62023 m, 252 m/sec, 299136 t fired, .

Time elapsed: 416 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 255/858 1/32 RERS17pb113-PT-1-CTLFireability-14 63355 m, 266 m/sec, 306527 t fired, .

Time elapsed: 421 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 260/858 1/32 RERS17pb113-PT-1-CTLFireability-14 64690 m, 267 m/sec, 313971 t fired, .

Time elapsed: 426 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 265/858 1/32 RERS17pb113-PT-1-CTLFireability-14 66007 m, 263 m/sec, 320968 t fired, .

Time elapsed: 431 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 270/858 1/32 RERS17pb113-PT-1-CTLFireability-14 67287 m, 256 m/sec, 328679 t fired, .

Time elapsed: 436 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 275/858 1/32 RERS17pb113-PT-1-CTLFireability-14 68608 m, 264 m/sec, 335231 t fired, .

Time elapsed: 441 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 280/858 1/32 RERS17pb113-PT-1-CTLFireability-14 69926 m, 263 m/sec, 343050 t fired, .

Time elapsed: 446 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 285/858 1/32 RERS17pb113-PT-1-CTLFireability-14 71258 m, 266 m/sec, 350188 t fired, .

Time elapsed: 451 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 290/858 1/32 RERS17pb113-PT-1-CTLFireability-14 72564 m, 261 m/sec, 358145 t fired, .

Time elapsed: 456 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 295/858 1/32 RERS17pb113-PT-1-CTLFireability-14 73866 m, 260 m/sec, 365292 t fired, .

Time elapsed: 461 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 300/858 1/32 RERS17pb113-PT-1-CTLFireability-14 75184 m, 263 m/sec, 372649 t fired, .

Time elapsed: 466 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 305/858 1/32 RERS17pb113-PT-1-CTLFireability-14 76475 m, 258 m/sec, 380323 t fired, .

Time elapsed: 471 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 310/858 1/32 RERS17pb113-PT-1-CTLFireability-14 77800 m, 265 m/sec, 387717 t fired, .

Time elapsed: 476 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 315/858 1/32 RERS17pb113-PT-1-CTLFireability-14 79167 m, 273 m/sec, 393828 t fired, .

Time elapsed: 481 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 320/858 1/32 RERS17pb113-PT-1-CTLFireability-14 80526 m, 271 m/sec, 400747 t fired, .

Time elapsed: 486 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 325/858 1/32 RERS17pb113-PT-1-CTLFireability-14 81886 m, 272 m/sec, 407603 t fired, .

Time elapsed: 491 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 330/858 1/32 RERS17pb113-PT-1-CTLFireability-14 83228 m, 268 m/sec, 414371 t fired, .

Time elapsed: 496 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 335/858 1/32 RERS17pb113-PT-1-CTLFireability-14 84523 m, 259 m/sec, 420889 t fired, .

Time elapsed: 501 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 340/858 1/32 RERS17pb113-PT-1-CTLFireability-14 85854 m, 266 m/sec, 428357 t fired, .

Time elapsed: 506 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 345/858 1/32 RERS17pb113-PT-1-CTLFireability-14 87200 m, 269 m/sec, 436370 t fired, .

Time elapsed: 511 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 350/858 1/32 RERS17pb113-PT-1-CTLFireability-14 88391 m, 238 m/sec, 443610 t fired, .

Time elapsed: 516 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 355/858 1/32 RERS17pb113-PT-1-CTLFireability-14 89689 m, 259 m/sec, 451529 t fired, .

Time elapsed: 521 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 360/858 1/32 RERS17pb113-PT-1-CTLFireability-14 91019 m, 266 m/sec, 459387 t fired, .

Time elapsed: 526 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 365/858 1/32 RERS17pb113-PT-1-CTLFireability-14 92306 m, 257 m/sec, 466805 t fired, .

Time elapsed: 531 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 370/858 1/32 RERS17pb113-PT-1-CTLFireability-14 93610 m, 260 m/sec, 474162 t fired, .

Time elapsed: 536 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 375/858 1/32 RERS17pb113-PT-1-CTLFireability-14 94895 m, 257 m/sec, 481771 t fired, .

Time elapsed: 541 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 380/858 1/32 RERS17pb113-PT-1-CTLFireability-14 96165 m, 254 m/sec, 487277 t fired, .

Time elapsed: 546 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 385/858 1/32 RERS17pb113-PT-1-CTLFireability-14 97518 m, 270 m/sec, 493949 t fired, .

Time elapsed: 551 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 390/858 1/32 RERS17pb113-PT-1-CTLFireability-14 98810 m, 258 m/sec, 500901 t fired, .

Time elapsed: 556 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 395/858 1/32 RERS17pb113-PT-1-CTLFireability-14 100042 m, 246 m/sec, 507270 t fired, .

Time elapsed: 561 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 400/858 1/32 RERS17pb113-PT-1-CTLFireability-14 101353 m, 262 m/sec, 513784 t fired, .

Time elapsed: 566 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 405/858 2/32 RERS17pb113-PT-1-CTLFireability-14 102588 m, 247 m/sec, 520206 t fired, .

Time elapsed: 571 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 410/858 2/32 RERS17pb113-PT-1-CTLFireability-14 103777 m, 237 m/sec, 525938 t fired, .

Time elapsed: 576 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 415/858 2/32 RERS17pb113-PT-1-CTLFireability-14 104997 m, 244 m/sec, 531477 t fired, .

Time elapsed: 581 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 420/858 2/32 RERS17pb113-PT-1-CTLFireability-14 106194 m, 239 m/sec, 536987 t fired, .

Time elapsed: 586 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 425/858 2/32 RERS17pb113-PT-1-CTLFireability-14 107500 m, 261 m/sec, 544304 t fired, .

Time elapsed: 591 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 430/858 2/32 RERS17pb113-PT-1-CTLFireability-14 108701 m, 240 m/sec, 550595 t fired, .

Time elapsed: 596 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 435/858 2/32 RERS17pb113-PT-1-CTLFireability-14 109958 m, 251 m/sec, 556888 t fired, .

Time elapsed: 601 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 440/858 2/32 RERS17pb113-PT-1-CTLFireability-14 111219 m, 252 m/sec, 563385 t fired, .

Time elapsed: 606 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 445/858 2/32 RERS17pb113-PT-1-CTLFireability-14 112530 m, 262 m/sec, 569585 t fired, .

Time elapsed: 611 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 450/858 2/32 RERS17pb113-PT-1-CTLFireability-14 113701 m, 234 m/sec, 575376 t fired, .

Time elapsed: 616 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 455/858 2/32 RERS17pb113-PT-1-CTLFireability-14 114896 m, 239 m/sec, 580168 t fired, .

Time elapsed: 621 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 460/858 2/32 RERS17pb113-PT-1-CTLFireability-14 116030 m, 226 m/sec, 585483 t fired, .

Time elapsed: 626 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 465/858 2/32 RERS17pb113-PT-1-CTLFireability-14 117198 m, 233 m/sec, 591373 t fired, .

Time elapsed: 631 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 470/858 2/32 RERS17pb113-PT-1-CTLFireability-14 118437 m, 247 m/sec, 597937 t fired, .

Time elapsed: 636 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 475/858 2/32 RERS17pb113-PT-1-CTLFireability-14 119736 m, 259 m/sec, 604952 t fired, .

Time elapsed: 641 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 480/858 2/32 RERS17pb113-PT-1-CTLFireability-14 120936 m, 240 m/sec, 612677 t fired, .

Time elapsed: 646 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 485/858 2/32 RERS17pb113-PT-1-CTLFireability-14 122094 m, 231 m/sec, 619804 t fired, .

Time elapsed: 651 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 490/858 2/32 RERS17pb113-PT-1-CTLFireability-14 123280 m, 237 m/sec, 626047 t fired, .

Time elapsed: 656 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 495/858 2/32 RERS17pb113-PT-1-CTLFireability-14 124538 m, 251 m/sec, 632797 t fired, .

Time elapsed: 661 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 500/858 2/32 RERS17pb113-PT-1-CTLFireability-14 125802 m, 252 m/sec, 639940 t fired, .

Time elapsed: 666 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 505/858 2/32 RERS17pb113-PT-1-CTLFireability-14 127114 m, 262 m/sec, 645725 t fired, .

Time elapsed: 671 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 510/858 2/32 RERS17pb113-PT-1-CTLFireability-14 128320 m, 241 m/sec, 650903 t fired, .

Time elapsed: 676 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 515/858 2/32 RERS17pb113-PT-1-CTLFireability-14 129622 m, 260 m/sec, 657580 t fired, .

Time elapsed: 681 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 520/858 2/32 RERS17pb113-PT-1-CTLFireability-14 130768 m, 229 m/sec, 663188 t fired, .

Time elapsed: 686 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 525/858 2/32 RERS17pb113-PT-1-CTLFireability-14 131804 m, 207 m/sec, 669645 t fired, .

Time elapsed: 691 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 530/858 2/32 RERS17pb113-PT-1-CTLFireability-14 132926 m, 224 m/sec, 675936 t fired, .

Time elapsed: 696 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 535/858 2/32 RERS17pb113-PT-1-CTLFireability-14 134029 m, 220 m/sec, 680736 t fired, .

Time elapsed: 701 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 540/858 2/32 RERS17pb113-PT-1-CTLFireability-14 135164 m, 227 m/sec, 685908 t fired, .

Time elapsed: 706 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 545/858 2/32 RERS17pb113-PT-1-CTLFireability-14 136375 m, 242 m/sec, 690462 t fired, .

Time elapsed: 711 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 550/858 2/32 RERS17pb113-PT-1-CTLFireability-14 137551 m, 235 m/sec, 695783 t fired, .

Time elapsed: 716 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 555/858 2/32 RERS17pb113-PT-1-CTLFireability-14 138735 m, 236 m/sec, 701169 t fired, .

Time elapsed: 721 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 560/858 2/32 RERS17pb113-PT-1-CTLFireability-14 139954 m, 243 m/sec, 707259 t fired, .

Time elapsed: 726 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 565/858 2/32 RERS17pb113-PT-1-CTLFireability-14 141113 m, 231 m/sec, 713983 t fired, .

Time elapsed: 731 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 570/858 2/32 RERS17pb113-PT-1-CTLFireability-14 142361 m, 249 m/sec, 720734 t fired, .

Time elapsed: 736 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 575/858 2/32 RERS17pb113-PT-1-CTLFireability-14 143634 m, 254 m/sec, 726943 t fired, .

Time elapsed: 741 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 580/858 2/32 RERS17pb113-PT-1-CTLFireability-14 144850 m, 243 m/sec, 733865 t fired, .

Time elapsed: 746 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 585/858 2/32 RERS17pb113-PT-1-CTLFireability-14 146150 m, 260 m/sec, 741165 t fired, .

Time elapsed: 751 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 590/858 2/32 RERS17pb113-PT-1-CTLFireability-14 147443 m, 258 m/sec, 749648 t fired, .

Time elapsed: 756 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 595/858 2/32 RERS17pb113-PT-1-CTLFireability-14 148691 m, 249 m/sec, 758091 t fired, .

Time elapsed: 761 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 600/858 2/32 RERS17pb113-PT-1-CTLFireability-14 149782 m, 218 m/sec, 764470 t fired, .

Time elapsed: 766 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 605/858 2/32 RERS17pb113-PT-1-CTLFireability-14 150897 m, 223 m/sec, 770231 t fired, .

Time elapsed: 771 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 610/858 2/32 RERS17pb113-PT-1-CTLFireability-14 152108 m, 242 m/sec, 776902 t fired, .

Time elapsed: 776 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 615/858 2/32 RERS17pb113-PT-1-CTLFireability-14 153279 m, 234 m/sec, 783236 t fired, .

Time elapsed: 781 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 620/858 2/32 RERS17pb113-PT-1-CTLFireability-14 154539 m, 252 m/sec, 789789 t fired, .

Time elapsed: 786 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 625/858 2/32 RERS17pb113-PT-1-CTLFireability-14 155862 m, 264 m/sec, 797168 t fired, .

Time elapsed: 791 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 630/858 2/32 RERS17pb113-PT-1-CTLFireability-14 157135 m, 254 m/sec, 805430 t fired, .

Time elapsed: 796 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 635/858 2/32 RERS17pb113-PT-1-CTLFireability-14 158381 m, 249 m/sec, 813448 t fired, .

Time elapsed: 801 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 640/858 2/32 RERS17pb113-PT-1-CTLFireability-14 159640 m, 251 m/sec, 821234 t fired, .

Time elapsed: 806 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 645/858 2/32 RERS17pb113-PT-1-CTLFireability-14 160897 m, 251 m/sec, 828683 t fired, .

Time elapsed: 811 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 650/858 2/32 RERS17pb113-PT-1-CTLFireability-14 162113 m, 243 m/sec, 836965 t fired, .

Time elapsed: 816 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 655/858 2/32 RERS17pb113-PT-1-CTLFireability-14 163260 m, 229 m/sec, 844631 t fired, .

Time elapsed: 821 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 660/858 2/32 RERS17pb113-PT-1-CTLFireability-14 164424 m, 232 m/sec, 853732 t fired, .

Time elapsed: 826 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 665/858 2/32 RERS17pb113-PT-1-CTLFireability-14 165574 m, 230 m/sec, 862072 t fired, .

Time elapsed: 831 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 670/858 2/32 RERS17pb113-PT-1-CTLFireability-14 166678 m, 220 m/sec, 869912 t fired, .

Time elapsed: 836 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 675/858 2/32 RERS17pb113-PT-1-CTLFireability-14 167870 m, 238 m/sec, 877435 t fired, .

Time elapsed: 841 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 680/858 2/32 RERS17pb113-PT-1-CTLFireability-14 169074 m, 240 m/sec, 885352 t fired, .

Time elapsed: 846 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 685/858 2/32 RERS17pb113-PT-1-CTLFireability-14 170188 m, 222 m/sec, 892493 t fired, .

Time elapsed: 851 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 690/858 2/32 RERS17pb113-PT-1-CTLFireability-14 171360 m, 234 m/sec, 898364 t fired, .

Time elapsed: 856 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 695/858 2/32 RERS17pb113-PT-1-CTLFireability-14 172513 m, 230 m/sec, 904712 t fired, .

Time elapsed: 861 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 700/858 2/32 RERS17pb113-PT-1-CTLFireability-14 173712 m, 239 m/sec, 911566 t fired, .

Time elapsed: 866 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 705/858 2/32 RERS17pb113-PT-1-CTLFireability-14 174984 m, 254 m/sec, 918891 t fired, .

Time elapsed: 871 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 710/858 2/32 RERS17pb113-PT-1-CTLFireability-14 176248 m, 252 m/sec, 927697 t fired, .

Time elapsed: 876 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 715/858 2/32 RERS17pb113-PT-1-CTLFireability-14 177560 m, 262 m/sec, 935962 t fired, .

Time elapsed: 881 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 720/858 2/32 RERS17pb113-PT-1-CTLFireability-14 178919 m, 271 m/sec, 943968 t fired, .

Time elapsed: 886 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 725/858 2/32 RERS17pb113-PT-1-CTLFireability-14 180239 m, 264 m/sec, 952154 t fired, .

Time elapsed: 891 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 730/858 2/32 RERS17pb113-PT-1-CTLFireability-14 181409 m, 234 m/sec, 959105 t fired, .

Time elapsed: 896 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 735/858 2/32 RERS17pb113-PT-1-CTLFireability-14 182603 m, 238 m/sec, 966213 t fired, .

Time elapsed: 901 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 740/858 2/32 RERS17pb113-PT-1-CTLFireability-14 183836 m, 246 m/sec, 974921 t fired, .

Time elapsed: 906 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 745/858 2/32 RERS17pb113-PT-1-CTLFireability-14 185029 m, 238 m/sec, 983482 t fired, .

Time elapsed: 911 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 750/858 2/32 RERS17pb113-PT-1-CTLFireability-14 186344 m, 263 m/sec, 992119 t fired, .

Time elapsed: 916 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 755/858 2/32 RERS17pb113-PT-1-CTLFireability-14 187674 m, 266 m/sec, 1000038 t fired, .

Time elapsed: 921 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 760/858 2/32 RERS17pb113-PT-1-CTLFireability-14 188953 m, 255 m/sec, 1008578 t fired, .

Time elapsed: 926 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 765/858 2/32 RERS17pb113-PT-1-CTLFireability-14 190287 m, 266 m/sec, 1017743 t fired, .

Time elapsed: 931 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 770/858 2/32 RERS17pb113-PT-1-CTLFireability-14 191573 m, 257 m/sec, 1025345 t fired, .

Time elapsed: 936 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 775/858 2/32 RERS17pb113-PT-1-CTLFireability-14 192809 m, 247 m/sec, 1032479 t fired, .

Time elapsed: 941 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 780/858 2/32 RERS17pb113-PT-1-CTLFireability-14 193946 m, 227 m/sec, 1039199 t fired, .

Time elapsed: 946 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 785/858 2/32 RERS17pb113-PT-1-CTLFireability-14 195243 m, 259 m/sec, 1046863 t fired, .

Time elapsed: 951 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 790/858 2/32 RERS17pb113-PT-1-CTLFireability-14 196470 m, 245 m/sec, 1053259 t fired, .

Time elapsed: 956 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 795/858 2/32 RERS17pb113-PT-1-CTLFireability-14 197748 m, 255 m/sec, 1060539 t fired, .

Time elapsed: 961 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 800/858 2/32 RERS17pb113-PT-1-CTLFireability-14 199014 m, 253 m/sec, 1068902 t fired, .

Time elapsed: 966 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 805/858 2/32 RERS17pb113-PT-1-CTLFireability-14 200304 m, 258 m/sec, 1077112 t fired, .

Time elapsed: 971 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 810/858 2/32 RERS17pb113-PT-1-CTLFireability-14 201632 m, 265 m/sec, 1086435 t fired, .

Time elapsed: 976 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 815/858 2/32 RERS17pb113-PT-1-CTLFireability-14 202979 m, 269 m/sec, 1095975 t fired, .

Time elapsed: 981 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 820/858 2/32 RERS17pb113-PT-1-CTLFireability-14 204316 m, 267 m/sec, 1104863 t fired, .

Time elapsed: 986 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 825/858 2/32 RERS17pb113-PT-1-CTLFireability-14 205625 m, 261 m/sec, 1113057 t fired, .

Time elapsed: 991 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 830/858 2/32 RERS17pb113-PT-1-CTLFireability-14 206935 m, 262 m/sec, 1122004 t fired, .

Time elapsed: 996 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 835/858 3/32 RERS17pb113-PT-1-CTLFireability-14 208198 m, 252 m/sec, 1130203 t fired, .

Time elapsed: 1001 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 840/858 3/32 RERS17pb113-PT-1-CTLFireability-14 209415 m, 243 m/sec, 1136849 t fired, .

Time elapsed: 1006 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 845/858 3/32 RERS17pb113-PT-1-CTLFireability-14 210554 m, 227 m/sec, 1143249 t fired, .

Time elapsed: 1011 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 850/858 3/32 RERS17pb113-PT-1-CTLFireability-14 211736 m, 236 m/sec, 1150406 t fired, .

Time elapsed: 1016 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 855/858 3/32 RERS17pb113-PT-1-CTLFireability-14 212977 m, 248 m/sec, 1157851 t fired, .

Time elapsed: 1021 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 8
lola: CANCELED task # 24 (type EXCL) for RERS17pb113-PT-1-CTLFireability-14 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-06: EXEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 1 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1026 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 8
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-1-CTLFireability-06
lola: time limit : 858 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 24 (type EXCL) for 18 RERS17pb113-PT-1-CTLFireability-14
lola: time limit : 2574 sec
lola: memory limit: 5 pages
lola: FINISHED task # 10 (type EXCL) for RERS17pb113-PT-1-CTLFireability-06
lola: result : true
lola: markings : 63
lola: fired transitions : 62
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 5/858 1/5 RERS17pb113-PT-1-CTLFireability-14 1236 m, -42348 m/sec, 1235 t fired, .

Time elapsed: 1031 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 10/858 1/5 RERS17pb113-PT-1-CTLFireability-14 2583 m, 269 m/sec, 4455 t fired, .

Time elapsed: 1036 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 15/858 1/5 RERS17pb113-PT-1-CTLFireability-14 3922 m, 267 m/sec, 9319 t fired, .

Time elapsed: 1041 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 20/858 1/5 RERS17pb113-PT-1-CTLFireability-14 5257 m, 267 m/sec, 15566 t fired, .

Time elapsed: 1046 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 25/858 1/5 RERS17pb113-PT-1-CTLFireability-14 6618 m, 272 m/sec, 21211 t fired, .

Time elapsed: 1051 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 30/858 1/5 RERS17pb113-PT-1-CTLFireability-14 7954 m, 267 m/sec, 27889 t fired, .

Time elapsed: 1056 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 35/858 1/5 RERS17pb113-PT-1-CTLFireability-14 9302 m, 269 m/sec, 34681 t fired, .

Time elapsed: 1061 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 40/858 1/5 RERS17pb113-PT-1-CTLFireability-14 10657 m, 271 m/sec, 41173 t fired, .

Time elapsed: 1066 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 45/858 1/5 RERS17pb113-PT-1-CTLFireability-14 12027 m, 274 m/sec, 47092 t fired, .

Time elapsed: 1071 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 50/858 1/5 RERS17pb113-PT-1-CTLFireability-14 13389 m, 272 m/sec, 52971 t fired, .

Time elapsed: 1076 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 55/858 1/5 RERS17pb113-PT-1-CTLFireability-14 14756 m, 273 m/sec, 59679 t fired, .

Time elapsed: 1081 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 60/858 1/5 RERS17pb113-PT-1-CTLFireability-14 16098 m, 268 m/sec, 65537 t fired, .

Time elapsed: 1086 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 65/858 1/5 RERS17pb113-PT-1-CTLFireability-14 17456 m, 271 m/sec, 71814 t fired, .

Time elapsed: 1091 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 70/858 1/5 RERS17pb113-PT-1-CTLFireability-14 18826 m, 274 m/sec, 77899 t fired, .

Time elapsed: 1096 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 75/858 1/5 RERS17pb113-PT-1-CTLFireability-14 20196 m, 274 m/sec, 84636 t fired, .

Time elapsed: 1101 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 80/858 1/5 RERS17pb113-PT-1-CTLFireability-14 21520 m, 264 m/sec, 91010 t fired, .

Time elapsed: 1106 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 85/858 1/5 RERS17pb113-PT-1-CTLFireability-14 22865 m, 269 m/sec, 97431 t fired, .

Time elapsed: 1111 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 90/858 1/5 RERS17pb113-PT-1-CTLFireability-14 24207 m, 268 m/sec, 103990 t fired, .

Time elapsed: 1116 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 95/858 1/5 RERS17pb113-PT-1-CTLFireability-14 25567 m, 272 m/sec, 110076 t fired, .

Time elapsed: 1121 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 100/858 1/5 RERS17pb113-PT-1-CTLFireability-14 26933 m, 273 m/sec, 115871 t fired, .

Time elapsed: 1126 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 105/858 1/5 RERS17pb113-PT-1-CTLFireability-14 28286 m, 270 m/sec, 122103 t fired, .

Time elapsed: 1131 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 110/858 1/5 RERS17pb113-PT-1-CTLFireability-14 29637 m, 270 m/sec, 128637 t fired, .

Time elapsed: 1136 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 115/858 1/5 RERS17pb113-PT-1-CTLFireability-14 30867 m, 246 m/sec, 133455 t fired, .

Time elapsed: 1141 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 120/858 1/5 RERS17pb113-PT-1-CTLFireability-14 32071 m, 240 m/sec, 139544 t fired, .

Time elapsed: 1146 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 125/858 1/5 RERS17pb113-PT-1-CTLFireability-14 33279 m, 241 m/sec, 144757 t fired, .

Time elapsed: 1151 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 130/858 1/5 RERS17pb113-PT-1-CTLFireability-14 34508 m, 245 m/sec, 151023 t fired, .

Time elapsed: 1156 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 135/858 1/5 RERS17pb113-PT-1-CTLFireability-14 35752 m, 248 m/sec, 156573 t fired, .

Time elapsed: 1161 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 140/858 1/5 RERS17pb113-PT-1-CTLFireability-14 36987 m, 247 m/sec, 162186 t fired, .

Time elapsed: 1166 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 145/858 1/5 RERS17pb113-PT-1-CTLFireability-14 38212 m, 245 m/sec, 168408 t fired, .

Time elapsed: 1171 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 150/858 1/5 RERS17pb113-PT-1-CTLFireability-14 39452 m, 248 m/sec, 173875 t fired, .

Time elapsed: 1176 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 155/858 1/5 RERS17pb113-PT-1-CTLFireability-14 40703 m, 250 m/sec, 179811 t fired, .

Time elapsed: 1181 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 160/858 1/5 RERS17pb113-PT-1-CTLFireability-14 41954 m, 250 m/sec, 186591 t fired, .

Time elapsed: 1186 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 165/858 1/5 RERS17pb113-PT-1-CTLFireability-14 43191 m, 247 m/sec, 193145 t fired, .

Time elapsed: 1191 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 170/858 1/5 RERS17pb113-PT-1-CTLFireability-14 44429 m, 247 m/sec, 199652 t fired, .

Time elapsed: 1196 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 175/858 1/5 RERS17pb113-PT-1-CTLFireability-14 45684 m, 251 m/sec, 206655 t fired, .

Time elapsed: 1201 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 180/858 1/5 RERS17pb113-PT-1-CTLFireability-14 46937 m, 250 m/sec, 213797 t fired, .

Time elapsed: 1206 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 185/858 1/5 RERS17pb113-PT-1-CTLFireability-14 48185 m, 249 m/sec, 220935 t fired, .

Time elapsed: 1211 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 190/858 1/5 RERS17pb113-PT-1-CTLFireability-14 49462 m, 255 m/sec, 228167 t fired, .

Time elapsed: 1216 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 195/858 1/5 RERS17pb113-PT-1-CTLFireability-14 50807 m, 269 m/sec, 235586 t fired, .

Time elapsed: 1221 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 200/858 1/5 RERS17pb113-PT-1-CTLFireability-14 52131 m, 264 m/sec, 243327 t fired, .

Time elapsed: 1226 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 205/858 1/5 RERS17pb113-PT-1-CTLFireability-14 53440 m, 261 m/sec, 250506 t fired, .

Time elapsed: 1231 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 210/858 1/5 RERS17pb113-PT-1-CTLFireability-14 54793 m, 270 m/sec, 257380 t fired, .

Time elapsed: 1236 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 216/858 1/5 RERS17pb113-PT-1-CTLFireability-14 56130 m, 267 m/sec, 265347 t fired, .

Time elapsed: 1242 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 221/858 1/5 RERS17pb113-PT-1-CTLFireability-14 57402 m, 254 m/sec, 272484 t fired, .

Time elapsed: 1247 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 226/858 1/5 RERS17pb113-PT-1-CTLFireability-14 58668 m, 253 m/sec, 279582 t fired, .

Time elapsed: 1252 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 231/858 1/5 RERS17pb113-PT-1-CTLFireability-14 59935 m, 253 m/sec, 287071 t fired, .

Time elapsed: 1257 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 236/858 1/5 RERS17pb113-PT-1-CTLFireability-14 61247 m, 262 m/sec, 294691 t fired, .

Time elapsed: 1262 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 241/858 1/5 RERS17pb113-PT-1-CTLFireability-14 62524 m, 255 m/sec, 302098 t fired, .

Time elapsed: 1267 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 246/858 1/5 RERS17pb113-PT-1-CTLFireability-14 63827 m, 260 m/sec, 309477 t fired, .

Time elapsed: 1272 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 251/858 1/5 RERS17pb113-PT-1-CTLFireability-14 65137 m, 262 m/sec, 316129 t fired, .

Time elapsed: 1277 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 256/858 1/5 RERS17pb113-PT-1-CTLFireability-14 66478 m, 268 m/sec, 323891 t fired, .

Time elapsed: 1282 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 261/858 1/5 RERS17pb113-PT-1-CTLFireability-14 67819 m, 268 m/sec, 331467 t fired, .

Time elapsed: 1287 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 266/858 1/5 RERS17pb113-PT-1-CTLFireability-14 69177 m, 271 m/sec, 338304 t fired, .

Time elapsed: 1292 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 271/858 1/5 RERS17pb113-PT-1-CTLFireability-14 70510 m, 266 m/sec, 346359 t fired, .

Time elapsed: 1297 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 276/858 1/5 RERS17pb113-PT-1-CTLFireability-14 71879 m, 273 m/sec, 353995 t fired, .

Time elapsed: 1302 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 281/858 1/5 RERS17pb113-PT-1-CTLFireability-14 73244 m, 273 m/sec, 361588 t fired, .

Time elapsed: 1307 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 286/858 1/5 RERS17pb113-PT-1-CTLFireability-14 74578 m, 266 m/sec, 369283 t fired, .

Time elapsed: 1312 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 291/858 1/5 RERS17pb113-PT-1-CTLFireability-14 75907 m, 265 m/sec, 377180 t fired, .

Time elapsed: 1317 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 296/858 1/5 RERS17pb113-PT-1-CTLFireability-14 77242 m, 267 m/sec, 384662 t fired, .

Time elapsed: 1322 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 301/858 1/5 RERS17pb113-PT-1-CTLFireability-14 78586 m, 268 m/sec, 391063 t fired, .

Time elapsed: 1327 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 306/858 1/5 RERS17pb113-PT-1-CTLFireability-14 79944 m, 271 m/sec, 397874 t fired, .

Time elapsed: 1332 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 311/858 1/5 RERS17pb113-PT-1-CTLFireability-14 81311 m, 273 m/sec, 404627 t fired, .

Time elapsed: 1337 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 316/858 1/5 RERS17pb113-PT-1-CTLFireability-14 82661 m, 270 m/sec, 411651 t fired, .

Time elapsed: 1342 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 321/858 1/5 RERS17pb113-PT-1-CTLFireability-14 84009 m, 269 m/sec, 418263 t fired, .

Time elapsed: 1347 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 326/858 1/5 RERS17pb113-PT-1-CTLFireability-14 85398 m, 277 m/sec, 425601 t fired, .

Time elapsed: 1352 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 331/858 1/5 RERS17pb113-PT-1-CTLFireability-14 86736 m, 267 m/sec, 433535 t fired, .

Time elapsed: 1357 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 336/858 1/5 RERS17pb113-PT-1-CTLFireability-14 88075 m, 267 m/sec, 441501 t fired, .

Time elapsed: 1362 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 341/858 1/5 RERS17pb113-PT-1-CTLFireability-14 89408 m, 266 m/sec, 449930 t fired, .

Time elapsed: 1367 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 346/858 1/5 RERS17pb113-PT-1-CTLFireability-14 90745 m, 267 m/sec, 457807 t fired, .

Time elapsed: 1372 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 351/858 1/5 RERS17pb113-PT-1-CTLFireability-14 92112 m, 273 m/sec, 465724 t fired, .

Time elapsed: 1377 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 356/858 1/5 RERS17pb113-PT-1-CTLFireability-14 93478 m, 273 m/sec, 473398 t fired, .

Time elapsed: 1382 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 361/858 1/5 RERS17pb113-PT-1-CTLFireability-14 94824 m, 269 m/sec, 481336 t fired, .

Time elapsed: 1387 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 366/858 1/5 RERS17pb113-PT-1-CTLFireability-14 96172 m, 269 m/sec, 487312 t fired, .

Time elapsed: 1392 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 371/858 1/5 RERS17pb113-PT-1-CTLFireability-14 97497 m, 265 m/sec, 493848 t fired, .

Time elapsed: 1397 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 376/858 1/5 RERS17pb113-PT-1-CTLFireability-14 98826 m, 265 m/sec, 500992 t fired, .

Time elapsed: 1402 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 381/858 1/5 RERS17pb113-PT-1-CTLFireability-14 100161 m, 267 m/sec, 507800 t fired, .

Time elapsed: 1407 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 386/858 1/5 RERS17pb113-PT-1-CTLFireability-14 101476 m, 263 m/sec, 514490 t fired, .

Time elapsed: 1412 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 391/858 2/5 RERS17pb113-PT-1-CTLFireability-14 102818 m, 268 m/sec, 521523 t fired, .

Time elapsed: 1417 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 396/858 2/5 RERS17pb113-PT-1-CTLFireability-14 104171 m, 270 m/sec, 527726 t fired, .

Time elapsed: 1422 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 401/858 2/5 RERS17pb113-PT-1-CTLFireability-14 105533 m, 272 m/sec, 533797 t fired, .

Time elapsed: 1427 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 406/858 2/5 RERS17pb113-PT-1-CTLFireability-14 106883 m, 270 m/sec, 540814 t fired, .

Time elapsed: 1432 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 411/858 2/5 RERS17pb113-PT-1-CTLFireability-14 108228 m, 269 m/sec, 548323 t fired, .

Time elapsed: 1437 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 416/858 2/5 RERS17pb113-PT-1-CTLFireability-14 109599 m, 274 m/sec, 555077 t fired, .

Time elapsed: 1442 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 421/858 2/5 RERS17pb113-PT-1-CTLFireability-14 110950 m, 270 m/sec, 561949 t fired, .

Time elapsed: 1447 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 426/858 2/5 RERS17pb113-PT-1-CTLFireability-14 112289 m, 267 m/sec, 568590 t fired, .

Time elapsed: 1452 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 431/858 2/5 RERS17pb113-PT-1-CTLFireability-14 113637 m, 269 m/sec, 575053 t fired, .

Time elapsed: 1457 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 436/858 2/5 RERS17pb113-PT-1-CTLFireability-14 114985 m, 269 m/sec, 580562 t fired, .

Time elapsed: 1462 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 441/858 2/5 RERS17pb113-PT-1-CTLFireability-14 116328 m, 268 m/sec, 586839 t fired, .

Time elapsed: 1467 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 446/858 2/5 RERS17pb113-PT-1-CTLFireability-14 117671 m, 268 m/sec, 593952 t fired, .

Time elapsed: 1472 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 451/858 2/5 RERS17pb113-PT-1-CTLFireability-14 119035 m, 272 m/sec, 600992 t fired, .

Time elapsed: 1477 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 456/858 2/5 RERS17pb113-PT-1-CTLFireability-14 120398 m, 272 m/sec, 609103 t fired, .

Time elapsed: 1482 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 461/858 2/5 RERS17pb113-PT-1-CTLFireability-14 121722 m, 264 m/sec, 617568 t fired, .

Time elapsed: 1487 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 466/858 2/5 RERS17pb113-PT-1-CTLFireability-14 123036 m, 262 m/sec, 624528 t fired, .

Time elapsed: 1492 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 471/858 2/5 RERS17pb113-PT-1-CTLFireability-14 124340 m, 260 m/sec, 631763 t fired, .

Time elapsed: 1497 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 476/858 2/5 RERS17pb113-PT-1-CTLFireability-14 125636 m, 259 m/sec, 639027 t fired, .

Time elapsed: 1502 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 481/858 2/5 RERS17pb113-PT-1-CTLFireability-14 126962 m, 265 m/sec, 645031 t fired, .

Time elapsed: 1507 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 486/858 2/5 RERS17pb113-PT-1-CTLFireability-14 128288 m, 265 m/sec, 650800 t fired, .

Time elapsed: 1512 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 491/858 2/5 RERS17pb113-PT-1-CTLFireability-14 129636 m, 269 m/sec, 657662 t fired, .

Time elapsed: 1517 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 496/858 2/5 RERS17pb113-PT-1-CTLFireability-14 130981 m, 269 m/sec, 664554 t fired, .

Time elapsed: 1522 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 501/858 2/5 RERS17pb113-PT-1-CTLFireability-14 132311 m, 266 m/sec, 672607 t fired, .

Time elapsed: 1527 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 506/858 2/5 RERS17pb113-PT-1-CTLFireability-14 133605 m, 258 m/sec, 678820 t fired, .

Time elapsed: 1532 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 511/858 2/5 RERS17pb113-PT-1-CTLFireability-14 134900 m, 259 m/sec, 684683 t fired, .

Time elapsed: 1537 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 516/858 2/5 RERS17pb113-PT-1-CTLFireability-14 136231 m, 266 m/sec, 690000 t fired, .

Time elapsed: 1542 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 521/858 2/5 RERS17pb113-PT-1-CTLFireability-14 137558 m, 265 m/sec, 695814 t fired, .

Time elapsed: 1547 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 526/858 2/5 RERS17pb113-PT-1-CTLFireability-14 138914 m, 271 m/sec, 702115 t fired, .

Time elapsed: 1552 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 531/858 2/5 RERS17pb113-PT-1-CTLFireability-14 140265 m, 270 m/sec, 709249 t fired, .

Time elapsed: 1557 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 536/858 2/5 RERS17pb113-PT-1-CTLFireability-14 141567 m, 260 m/sec, 716508 t fired, .

Time elapsed: 1562 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 541/858 2/5 RERS17pb113-PT-1-CTLFireability-14 142854 m, 257 m/sec, 723130 t fired, .

Time elapsed: 1567 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 546/858 2/5 RERS17pb113-PT-1-CTLFireability-14 144152 m, 259 m/sec, 729744 t fired, .

Time elapsed: 1572 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 551/858 2/5 RERS17pb113-PT-1-CTLFireability-14 145459 m, 261 m/sec, 737203 t fired, .

Time elapsed: 1577 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 556/858 2/5 RERS17pb113-PT-1-CTLFireability-14 146802 m, 268 m/sec, 745238 t fired, .

Time elapsed: 1582 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 561/858 2/5 RERS17pb113-PT-1-CTLFireability-14 148101 m, 259 m/sec, 754095 t fired, .

Time elapsed: 1587 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 566/858 2/5 RERS17pb113-PT-1-CTLFireability-14 149411 m, 262 m/sec, 762267 t fired, .

Time elapsed: 1592 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 571/858 2/5 RERS17pb113-PT-1-CTLFireability-14 150767 m, 271 m/sec, 769512 t fired, .

Time elapsed: 1597 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 576/858 2/5 RERS17pb113-PT-1-CTLFireability-14 152121 m, 270 m/sec, 776981 t fired, .

Time elapsed: 1602 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 581/858 2/5 RERS17pb113-PT-1-CTLFireability-14 153480 m, 271 m/sec, 784029 t fired, .

Time elapsed: 1607 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 586/858 2/5 RERS17pb113-PT-1-CTLFireability-14 154836 m, 271 m/sec, 791482 t fired, .

Time elapsed: 1612 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 591/858 2/5 RERS17pb113-PT-1-CTLFireability-14 156171 m, 267 m/sec, 799085 t fired, .

Time elapsed: 1617 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 596/858 2/5 RERS17pb113-PT-1-CTLFireability-14 157515 m, 268 m/sec, 808041 t fired, .

Time elapsed: 1622 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 601/858 2/5 RERS17pb113-PT-1-CTLFireability-14 158869 m, 270 m/sec, 816655 t fired, .

Time elapsed: 1627 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 606/858 2/5 RERS17pb113-PT-1-CTLFireability-14 160234 m, 273 m/sec, 824700 t fired, .

Time elapsed: 1632 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 611/858 2/5 RERS17pb113-PT-1-CTLFireability-14 161552 m, 263 m/sec, 833173 t fired, .

Time elapsed: 1637 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 616/858 2/5 RERS17pb113-PT-1-CTLFireability-14 162852 m, 260 m/sec, 841720 t fired, .

Time elapsed: 1642 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 621/858 2/5 RERS17pb113-PT-1-CTLFireability-14 164142 m, 258 m/sec, 851524 t fired, .

Time elapsed: 1647 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 626/858 2/5 RERS17pb113-PT-1-CTLFireability-14 165460 m, 263 m/sec, 861184 t fired, .

Time elapsed: 1652 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 631/858 2/5 RERS17pb113-PT-1-CTLFireability-14 166755 m, 259 m/sec, 870424 t fired, .

Time elapsed: 1657 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 636/858 2/5 RERS17pb113-PT-1-CTLFireability-14 168048 m, 258 m/sec, 878588 t fired, .

Time elapsed: 1662 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 641/858 2/5 RERS17pb113-PT-1-CTLFireability-14 169304 m, 251 m/sec, 886835 t fired, .

Time elapsed: 1667 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 646/858 2/5 RERS17pb113-PT-1-CTLFireability-14 170612 m, 261 m/sec, 894738 t fired, .

Time elapsed: 1672 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 651/858 2/5 RERS17pb113-PT-1-CTLFireability-14 171847 m, 247 m/sec, 900836 t fired, .

Time elapsed: 1677 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 656/858 2/5 RERS17pb113-PT-1-CTLFireability-14 173111 m, 252 m/sec, 907856 t fired, .

Time elapsed: 1682 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 661/858 2/5 RERS17pb113-PT-1-CTLFireability-14 174368 m, 251 m/sec, 915380 t fired, .

Time elapsed: 1687 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 666/858 2/5 RERS17pb113-PT-1-CTLFireability-14 175634 m, 253 m/sec, 923297 t fired, .

Time elapsed: 1692 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 671/858 2/5 RERS17pb113-PT-1-CTLFireability-14 176867 m, 246 m/sec, 931896 t fired, .

Time elapsed: 1697 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 676/858 2/5 RERS17pb113-PT-1-CTLFireability-14 178134 m, 253 m/sec, 939894 t fired, .

Time elapsed: 1702 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 681/858 2/5 RERS17pb113-PT-1-CTLFireability-14 179442 m, 261 m/sec, 946910 t fired, .

Time elapsed: 1707 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 686/858 2/5 RERS17pb113-PT-1-CTLFireability-14 180752 m, 262 m/sec, 955221 t fired, .

Time elapsed: 1712 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 691/858 2/5 RERS17pb113-PT-1-CTLFireability-14 182085 m, 266 m/sec, 963057 t fired, .

Time elapsed: 1717 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 696/858 2/5 RERS17pb113-PT-1-CTLFireability-14 183432 m, 269 m/sec, 971933 t fired, .

Time elapsed: 1722 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 701/858 2/5 RERS17pb113-PT-1-CTLFireability-14 184774 m, 268 m/sec, 981696 t fired, .

Time elapsed: 1727 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 706/858 2/5 RERS17pb113-PT-1-CTLFireability-14 186113 m, 267 m/sec, 990638 t fired, .

Time elapsed: 1732 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 711/858 2/5 RERS17pb113-PT-1-CTLFireability-14 187454 m, 268 m/sec, 998757 t fired, .

Time elapsed: 1737 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 716/858 2/5 RERS17pb113-PT-1-CTLFireability-14 188820 m, 273 m/sec, 1007547 t fired, .

Time elapsed: 1742 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 721/858 2/5 RERS17pb113-PT-1-CTLFireability-14 190169 m, 269 m/sec, 1017216 t fired, .

Time elapsed: 1747 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 726/858 2/5 RERS17pb113-PT-1-CTLFireability-14 191450 m, 256 m/sec, 1024638 t fired, .

Time elapsed: 1752 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 731/858 2/5 RERS17pb113-PT-1-CTLFireability-14 192732 m, 256 m/sec, 1032136 t fired, .

Time elapsed: 1757 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 736/858 2/5 RERS17pb113-PT-1-CTLFireability-14 193964 m, 246 m/sec, 1039315 t fired, .

Time elapsed: 1762 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 741/858 2/5 RERS17pb113-PT-1-CTLFireability-14 195226 m, 252 m/sec, 1046748 t fired, .

Time elapsed: 1767 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 746/858 2/5 RERS17pb113-PT-1-CTLFireability-14 196534 m, 261 m/sec, 1053633 t fired, .

Time elapsed: 1772 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 751/858 2/5 RERS17pb113-PT-1-CTLFireability-14 197854 m, 264 m/sec, 1061104 t fired, .

Time elapsed: 1777 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 756/858 2/5 RERS17pb113-PT-1-CTLFireability-14 199181 m, 265 m/sec, 1069956 t fired, .

Time elapsed: 1782 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 761/858 2/5 RERS17pb113-PT-1-CTLFireability-14 200519 m, 267 m/sec, 1078536 t fired, .

Time elapsed: 1787 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 766/858 2/5 RERS17pb113-PT-1-CTLFireability-14 201855 m, 267 m/sec, 1088179 t fired, .

Time elapsed: 1792 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 771/858 2/5 RERS17pb113-PT-1-CTLFireability-14 203194 m, 267 m/sec, 1097340 t fired, .

Time elapsed: 1797 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 776/858 2/5 RERS17pb113-PT-1-CTLFireability-14 204536 m, 268 m/sec, 1106133 t fired, .

Time elapsed: 1802 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 781/858 2/5 RERS17pb113-PT-1-CTLFireability-14 205871 m, 267 m/sec, 1114825 t fired, .

Time elapsed: 1807 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 786/858 2/5 RERS17pb113-PT-1-CTLFireability-14 207209 m, 267 m/sec, 1123716 t fired, .

Time elapsed: 1812 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 791/858 3/5 RERS17pb113-PT-1-CTLFireability-14 208564 m, 271 m/sec, 1132161 t fired, .

Time elapsed: 1817 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 796/858 3/5 RERS17pb113-PT-1-CTLFireability-14 209908 m, 268 m/sec, 1139802 t fired, .

Time elapsed: 1822 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 801/858 3/5 RERS17pb113-PT-1-CTLFireability-14 211211 m, 260 m/sec, 1147278 t fired, .

Time elapsed: 1827 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 806/858 3/5 RERS17pb113-PT-1-CTLFireability-14 212520 m, 261 m/sec, 1155046 t fired, .

Time elapsed: 1832 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 811/858 3/5 RERS17pb113-PT-1-CTLFireability-14 213811 m, 258 m/sec, 1163703 t fired, .

Time elapsed: 1837 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 816/858 3/5 RERS17pb113-PT-1-CTLFireability-14 215096 m, 257 m/sec, 1172610 t fired, .

Time elapsed: 1842 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 821/858 3/5 RERS17pb113-PT-1-CTLFireability-14 216423 m, 265 m/sec, 1180946 t fired, .

Time elapsed: 1847 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 826/858 3/5 RERS17pb113-PT-1-CTLFireability-14 217761 m, 267 m/sec, 1190684 t fired, .

Time elapsed: 1852 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 831/858 3/5 RERS17pb113-PT-1-CTLFireability-14 219105 m, 268 m/sec, 1199018 t fired, .

Time elapsed: 1857 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 836/858 3/5 RERS17pb113-PT-1-CTLFireability-14 220439 m, 266 m/sec, 1207572 t fired, .

Time elapsed: 1862 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 841/858 3/5 RERS17pb113-PT-1-CTLFireability-14 221781 m, 268 m/sec, 1216168 t fired, .

Time elapsed: 1867 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 846/858 3/5 RERS17pb113-PT-1-CTLFireability-14 223134 m, 270 m/sec, 1223820 t fired, .

Time elapsed: 1872 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 851/858 3/5 RERS17pb113-PT-1-CTLFireability-14 224473 m, 267 m/sec, 1231697 t fired, .

Time elapsed: 1877 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 856/858 3/5 RERS17pb113-PT-1-CTLFireability-14 225841 m, 273 m/sec, 1239669 t fired, .

Time elapsed: 1882 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
lola: CANCELED task # 24 (type EXCL) for RERS17pb113-PT-1-CTLFireability-14 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 1 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1887 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 8
lola: LAUNCH task # 7 (type EXCL) for 6 RERS17pb113-PT-1-CTLFireability-05
lola: time limit : 856 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 24 (type EXCL) for 18 RERS17pb113-PT-1-CTLFireability-14
lola: time limit : 1713 sec
lola: memory limit: 5 pages
lola: FINISHED task # 7 (type EXCL) for RERS17pb113-PT-1-CTLFireability-05
lola: result : false
lola: markings : 1808
lola: fired transitions : 1807
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 5/856 1/5 RERS17pb113-PT-1-CTLFireability-14 1059 m, -44956 m/sec, 1058 t fired, .

Time elapsed: 1892 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 10/856 1/5 RERS17pb113-PT-1-CTLFireability-14 2193 m, 226 m/sec, 2933 t fired, .

Time elapsed: 1897 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 15/856 1/5 RERS17pb113-PT-1-CTLFireability-14 3352 m, 231 m/sec, 7225 t fired, .

Time elapsed: 1902 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 20/856 1/5 RERS17pb113-PT-1-CTLFireability-14 4499 m, 229 m/sec, 11986 t fired, .

Time elapsed: 1907 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 25/856 1/5 RERS17pb113-PT-1-CTLFireability-14 5695 m, 239 m/sec, 17063 t fired, .

Time elapsed: 1912 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 30/856 1/5 RERS17pb113-PT-1-CTLFireability-14 6867 m, 234 m/sec, 22407 t fired, .

Time elapsed: 1917 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 35/856 1/5 RERS17pb113-PT-1-CTLFireability-14 8040 m, 234 m/sec, 28369 t fired, .

Time elapsed: 1922 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 40/856 1/5 RERS17pb113-PT-1-CTLFireability-14 9209 m, 233 m/sec, 34374 t fired, .

Time elapsed: 1927 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 45/856 1/5 RERS17pb113-PT-1-CTLFireability-14 10396 m, 237 m/sec, 39891 t fired, .

Time elapsed: 1932 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 50/856 1/5 RERS17pb113-PT-1-CTLFireability-14 11593 m, 239 m/sec, 45356 t fired, .

Time elapsed: 1937 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 55/856 1/5 RERS17pb113-PT-1-CTLFireability-14 12798 m, 241 m/sec, 50331 t fired, .

Time elapsed: 1942 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 60/856 1/5 RERS17pb113-PT-1-CTLFireability-14 13985 m, 237 m/sec, 56230 t fired, .

Time elapsed: 1947 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 65/856 1/5 RERS17pb113-PT-1-CTLFireability-14 15160 m, 235 m/sec, 61482 t fired, .

Time elapsed: 1952 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 70/856 1/5 RERS17pb113-PT-1-CTLFireability-14 16273 m, 222 m/sec, 66175 t fired, .

Time elapsed: 1957 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 75/856 1/5 RERS17pb113-PT-1-CTLFireability-14 17479 m, 241 m/sec, 71912 t fired, .

Time elapsed: 1962 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 80/856 1/5 RERS17pb113-PT-1-CTLFireability-14 18683 m, 240 m/sec, 77317 t fired, .

Time elapsed: 1967 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 85/856 1/5 RERS17pb113-PT-1-CTLFireability-14 19878 m, 239 m/sec, 83232 t fired, .

Time elapsed: 1972 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 90/856 1/5 RERS17pb113-PT-1-CTLFireability-14 21057 m, 235 m/sec, 88622 t fired, .

Time elapsed: 1977 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 95/856 1/5 RERS17pb113-PT-1-CTLFireability-14 22227 m, 234 m/sec, 94239 t fired, .

Time elapsed: 1982 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 100/856 1/5 RERS17pb113-PT-1-CTLFireability-14 23392 m, 233 m/sec, 99970 t fired, .

Time elapsed: 1987 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 105/856 1/5 RERS17pb113-PT-1-CTLFireability-14 24513 m, 224 m/sec, 105214 t fired, .

Time elapsed: 1992 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 110/856 1/5 RERS17pb113-PT-1-CTLFireability-14 25634 m, 224 m/sec, 110398 t fired, .

Time elapsed: 1997 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 115/856 1/5 RERS17pb113-PT-1-CTLFireability-14 26752 m, 223 m/sec, 115181 t fired, .

Time elapsed: 2002 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 120/856 1/5 RERS17pb113-PT-1-CTLFireability-14 27852 m, 220 m/sec, 119993 t fired, .

Time elapsed: 2007 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 125/856 1/5 RERS17pb113-PT-1-CTLFireability-14 28940 m, 217 m/sec, 125511 t fired, .

Time elapsed: 2012 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 130/856 1/5 RERS17pb113-PT-1-CTLFireability-14 30067 m, 225 m/sec, 130291 t fired, .

Time elapsed: 2017 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 135/856 1/5 RERS17pb113-PT-1-CTLFireability-14 31208 m, 228 m/sec, 135043 t fired, .

Time elapsed: 2022 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 140/856 1/5 RERS17pb113-PT-1-CTLFireability-14 32376 m, 233 m/sec, 140983 t fired, .

Time elapsed: 2027 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 145/856 1/5 RERS17pb113-PT-1-CTLFireability-14 33569 m, 238 m/sec, 146179 t fired, .

Time elapsed: 2032 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 150/856 1/5 RERS17pb113-PT-1-CTLFireability-14 34745 m, 235 m/sec, 151955 t fired, .

Time elapsed: 2037 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 155/856 1/5 RERS17pb113-PT-1-CTLFireability-14 35914 m, 233 m/sec, 157452 t fired, .

Time elapsed: 2042 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 160/856 1/5 RERS17pb113-PT-1-CTLFireability-14 37080 m, 233 m/sec, 162715 t fired, .

Time elapsed: 2047 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 165/856 1/5 RERS17pb113-PT-1-CTLFireability-14 38232 m, 230 m/sec, 168485 t fired, .

Time elapsed: 2052 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 170/856 1/5 RERS17pb113-PT-1-CTLFireability-14 39391 m, 231 m/sec, 173617 t fired, .

Time elapsed: 2057 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 175/856 1/5 RERS17pb113-PT-1-CTLFireability-14 40559 m, 233 m/sec, 178972 t fired, .

Time elapsed: 2062 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 180/856 1/5 RERS17pb113-PT-1-CTLFireability-14 41737 m, 235 m/sec, 185392 t fired, .

Time elapsed: 2067 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 185/856 1/5 RERS17pb113-PT-1-CTLFireability-14 42893 m, 231 m/sec, 191470 t fired, .

Time elapsed: 2072 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 190/856 1/5 RERS17pb113-PT-1-CTLFireability-14 44034 m, 228 m/sec, 197638 t fired, .

Time elapsed: 2077 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 195/856 1/5 RERS17pb113-PT-1-CTLFireability-14 45121 m, 217 m/sec, 203730 t fired, .

Time elapsed: 2082 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 200/856 1/5 RERS17pb113-PT-1-CTLFireability-14 46213 m, 218 m/sec, 209657 t fired, .

Time elapsed: 2087 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 205/856 1/5 RERS17pb113-PT-1-CTLFireability-14 47272 m, 211 m/sec, 215602 t fired, .

Time elapsed: 2092 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 210/856 1/5 RERS17pb113-PT-1-CTLFireability-14 48338 m, 213 m/sec, 221868 t fired, .

Time elapsed: 2097 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 215/856 1/5 RERS17pb113-PT-1-CTLFireability-14 49398 m, 212 m/sec, 227785 t fired, .

Time elapsed: 2102 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 220/856 1/5 RERS17pb113-PT-1-CTLFireability-14 50459 m, 212 m/sec, 233758 t fired, .

Time elapsed: 2107 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 225/856 1/5 RERS17pb113-PT-1-CTLFireability-14 51518 m, 211 m/sec, 239880 t fired, .

Time elapsed: 2112 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 230/856 1/5 RERS17pb113-PT-1-CTLFireability-14 52587 m, 213 m/sec, 245660 t fired, .

Time elapsed: 2117 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 235/856 1/5 RERS17pb113-PT-1-CTLFireability-14 53651 m, 212 m/sec, 251559 t fired, .

Time elapsed: 2122 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 240/856 1/5 RERS17pb113-PT-1-CTLFireability-14 54737 m, 217 m/sec, 257073 t fired, .

Time elapsed: 2127 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 245/856 1/5 RERS17pb113-PT-1-CTLFireability-14 55854 m, 223 m/sec, 263816 t fired, .

Time elapsed: 2132 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 250/856 1/5 RERS17pb113-PT-1-CTLFireability-14 56994 m, 228 m/sec, 269844 t fired, .

Time elapsed: 2137 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 255/856 1/5 RERS17pb113-PT-1-CTLFireability-14 58123 m, 225 m/sec, 276720 t fired, .

Time elapsed: 2142 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 260/856 1/5 RERS17pb113-PT-1-CTLFireability-14 59239 m, 223 m/sec, 283009 t fired, .

Time elapsed: 2147 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 265/856 1/5 RERS17pb113-PT-1-CTLFireability-14 60352 m, 222 m/sec, 289296 t fired, .

Time elapsed: 2152 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 270/856 1/5 RERS17pb113-PT-1-CTLFireability-14 61399 m, 209 m/sec, 295559 t fired, .

Time elapsed: 2157 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 275/856 1/5 RERS17pb113-PT-1-CTLFireability-14 62465 m, 213 m/sec, 301801 t fired, .

Time elapsed: 2162 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 280/856 1/5 RERS17pb113-PT-1-CTLFireability-14 63589 m, 224 m/sec, 308038 t fired, .

Time elapsed: 2167 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 285/856 1/5 RERS17pb113-PT-1-CTLFireability-14 64688 m, 219 m/sec, 313957 t fired, .

Time elapsed: 2172 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 290/856 1/5 RERS17pb113-PT-1-CTLFireability-14 65797 m, 221 m/sec, 319740 t fired, .

Time elapsed: 2177 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 295/856 1/5 RERS17pb113-PT-1-CTLFireability-14 66872 m, 215 m/sec, 326321 t fired, .

Time elapsed: 2182 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 300/856 1/5 RERS17pb113-PT-1-CTLFireability-14 67909 m, 207 m/sec, 331839 t fired, .

Time elapsed: 2187 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 305/856 1/5 RERS17pb113-PT-1-CTLFireability-14 68978 m, 213 m/sec, 337245 t fired, .

Time elapsed: 2192 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 310/856 1/5 RERS17pb113-PT-1-CTLFireability-14 70085 m, 221 m/sec, 343959 t fired, .

Time elapsed: 2197 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 315/856 1/5 RERS17pb113-PT-1-CTLFireability-14 71167 m, 216 m/sec, 349693 t fired, .

Time elapsed: 2202 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 320/856 1/5 RERS17pb113-PT-1-CTLFireability-14 72234 m, 213 m/sec, 356207 t fired, .

Time elapsed: 2207 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 325/856 1/5 RERS17pb113-PT-1-CTLFireability-14 73313 m, 215 m/sec, 361944 t fired, .

Time elapsed: 2212 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 330/856 1/5 RERS17pb113-PT-1-CTLFireability-14 74370 m, 211 m/sec, 368080 t fired, .

Time elapsed: 2217 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 335/856 1/5 RERS17pb113-PT-1-CTLFireability-14 75417 m, 209 m/sec, 374178 t fired, .

Time elapsed: 2222 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 340/856 1/5 RERS17pb113-PT-1-CTLFireability-14 76455 m, 207 m/sec, 380183 t fired, .

Time elapsed: 2227 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 345/856 1/5 RERS17pb113-PT-1-CTLFireability-14 77514 m, 211 m/sec, 386004 t fired, .

Time elapsed: 2232 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 350/856 1/5 RERS17pb113-PT-1-CTLFireability-14 78579 m, 213 m/sec, 391030 t fired, .

Time elapsed: 2237 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 355/856 1/5 RERS17pb113-PT-1-CTLFireability-14 79650 m, 214 m/sec, 396385 t fired, .

Time elapsed: 2242 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 360/856 1/5 RERS17pb113-PT-1-CTLFireability-14 80726 m, 215 m/sec, 401785 t fired, .

Time elapsed: 2247 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 365/856 1/5 RERS17pb113-PT-1-CTLFireability-14 81808 m, 216 m/sec, 407271 t fired, .

Time elapsed: 2252 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 370/856 1/5 RERS17pb113-PT-1-CTLFireability-14 82869 m, 212 m/sec, 412633 t fired, .

Time elapsed: 2257 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 375/856 1/5 RERS17pb113-PT-1-CTLFireability-14 83930 m, 212 m/sec, 417873 t fired, .

Time elapsed: 2262 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 380/856 1/5 RERS17pb113-PT-1-CTLFireability-14 84996 m, 213 m/sec, 423177 t fired, .

Time elapsed: 2267 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 385/856 1/5 RERS17pb113-PT-1-CTLFireability-14 86047 m, 210 m/sec, 429522 t fired, .

Time elapsed: 2272 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 390/856 1/5 RERS17pb113-PT-1-CTLFireability-14 87105 m, 211 m/sec, 435798 t fired, .

Time elapsed: 2277 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 395/856 1/5 RERS17pb113-PT-1-CTLFireability-14 88163 m, 211 m/sec, 442075 t fired, .

Time elapsed: 2282 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 400/856 1/5 RERS17pb113-PT-1-CTLFireability-14 89182 m, 203 m/sec, 448526 t fired, .

Time elapsed: 2287 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 405/856 1/5 RERS17pb113-PT-1-CTLFireability-14 90232 m, 210 m/sec, 454594 t fired, .

Time elapsed: 2292 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 410/856 1/5 RERS17pb113-PT-1-CTLFireability-14 91295 m, 212 m/sec, 461132 t fired, .

Time elapsed: 2297 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 415/856 1/5 RERS17pb113-PT-1-CTLFireability-14 92379 m, 216 m/sec, 467228 t fired, .

Time elapsed: 2302 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 420/856 1/5 RERS17pb113-PT-1-CTLFireability-14 93474 m, 219 m/sec, 473383 t fired, .

Time elapsed: 2307 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 425/856 1/5 RERS17pb113-PT-1-CTLFireability-14 94533 m, 211 m/sec, 479934 t fired, .

Time elapsed: 2312 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 430/856 1/5 RERS17pb113-PT-1-CTLFireability-14 95635 m, 220 m/sec, 484910 t fired, .

Time elapsed: 2317 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 435/856 1/5 RERS17pb113-PT-1-CTLFireability-14 96720 m, 217 m/sec, 489878 t fired, .

Time elapsed: 2322 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 440/856 1/5 RERS17pb113-PT-1-CTLFireability-14 97696 m, 195 m/sec, 494912 t fired, .

Time elapsed: 2327 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 445/856 1/5 RERS17pb113-PT-1-CTLFireability-14 98719 m, 204 m/sec, 500506 t fired, .

Time elapsed: 2332 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 450/856 1/5 RERS17pb113-PT-1-CTLFireability-14 99795 m, 215 m/sec, 506061 t fired, .

Time elapsed: 2337 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 455/856 1/5 RERS17pb113-PT-1-CTLFireability-14 100765 m, 194 m/sec, 510670 t fired, .

Time elapsed: 2342 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 460/856 1/5 RERS17pb113-PT-1-CTLFireability-14 101788 m, 204 m/sec, 516056 t fired, .

Time elapsed: 2347 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 465/856 2/5 RERS17pb113-PT-1-CTLFireability-14 102841 m, 210 m/sec, 521637 t fired, .

Time elapsed: 2352 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 470/856 2/5 RERS17pb113-PT-1-CTLFireability-14 103828 m, 197 m/sec, 526139 t fired, .

Time elapsed: 2357 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 475/856 2/5 RERS17pb113-PT-1-CTLFireability-14 104848 m, 204 m/sec, 530768 t fired, .

Time elapsed: 2362 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 480/856 2/5 RERS17pb113-PT-1-CTLFireability-14 105903 m, 211 m/sec, 535510 t fired, .

Time elapsed: 2367 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 485/856 2/5 RERS17pb113-PT-1-CTLFireability-14 106966 m, 212 m/sec, 541299 t fired, .

Time elapsed: 2372 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 490/856 2/5 RERS17pb113-PT-1-CTLFireability-14 108052 m, 217 m/sec, 547421 t fired, .

Time elapsed: 2377 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 495/856 2/5 RERS17pb113-PT-1-CTLFireability-14 109233 m, 236 m/sec, 553107 t fired, .

Time elapsed: 2382 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 500/856 2/5 RERS17pb113-PT-1-CTLFireability-14 110421 m, 237 m/sec, 559304 t fired, .

Time elapsed: 2387 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 505/856 2/5 RERS17pb113-PT-1-CTLFireability-14 111589 m, 233 m/sec, 565446 t fired, .

Time elapsed: 2392 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 510/856 2/5 RERS17pb113-PT-1-CTLFireability-14 112757 m, 233 m/sec, 570772 t fired, .

Time elapsed: 2397 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 515/856 2/5 RERS17pb113-PT-1-CTLFireability-14 113911 m, 230 m/sec, 576338 t fired, .

Time elapsed: 2402 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 520/856 2/5 RERS17pb113-PT-1-CTLFireability-14 115078 m, 233 m/sec, 580935 t fired, .

Time elapsed: 2407 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 525/856 2/5 RERS17pb113-PT-1-CTLFireability-14 116247 m, 233 m/sec, 586451 t fired, .

Time elapsed: 2412 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 530/856 2/5 RERS17pb113-PT-1-CTLFireability-14 117411 m, 232 m/sec, 592571 t fired, .

Time elapsed: 2417 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 535/856 2/5 RERS17pb113-PT-1-CTLFireability-14 118563 m, 230 m/sec, 598500 t fired, .

Time elapsed: 2422 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 540/856 2/5 RERS17pb113-PT-1-CTLFireability-14 119736 m, 234 m/sec, 604952 t fired, .

Time elapsed: 2427 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 545/856 2/5 RERS17pb113-PT-1-CTLFireability-14 120897 m, 232 m/sec, 612495 t fired, .

Time elapsed: 2432 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 550/856 2/5 RERS17pb113-PT-1-CTLFireability-14 122055 m, 231 m/sec, 619545 t fired, .

Time elapsed: 2437 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 555/856 2/5 RERS17pb113-PT-1-CTLFireability-14 123224 m, 233 m/sec, 625701 t fired, .

Time elapsed: 2442 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 560/856 2/5 RERS17pb113-PT-1-CTLFireability-14 124383 m, 231 m/sec, 632006 t fired, .

Time elapsed: 2447 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 565/856 2/5 RERS17pb113-PT-1-CTLFireability-14 125541 m, 231 m/sec, 638511 t fired, .

Time elapsed: 2452 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 570/856 2/5 RERS17pb113-PT-1-CTLFireability-14 126699 m, 231 m/sec, 643881 t fired, .

Time elapsed: 2457 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 575/856 2/5 RERS17pb113-PT-1-CTLFireability-14 127871 m, 234 m/sec, 649200 t fired, .

Time elapsed: 2462 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 580/856 2/5 RERS17pb113-PT-1-CTLFireability-14 129048 m, 235 m/sec, 654631 t fired, .

Time elapsed: 2467 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 585/856 2/5 RERS17pb113-PT-1-CTLFireability-14 130224 m, 235 m/sec, 660542 t fired, .

Time elapsed: 2472 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 590/856 2/5 RERS17pb113-PT-1-CTLFireability-14 131376 m, 230 m/sec, 666793 t fired, .

Time elapsed: 2477 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 595/856 2/5 RERS17pb113-PT-1-CTLFireability-14 132535 m, 231 m/sec, 673978 t fired, .

Time elapsed: 2482 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 600/856 2/5 RERS17pb113-PT-1-CTLFireability-14 133691 m, 231 m/sec, 679235 t fired, .

Time elapsed: 2487 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 605/856 2/5 RERS17pb113-PT-1-CTLFireability-14 134855 m, 232 m/sec, 684504 t fired, .

Time elapsed: 2492 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 610/856 2/5 RERS17pb113-PT-1-CTLFireability-14 136035 m, 236 m/sec, 689422 t fired, .

Time elapsed: 2497 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 615/856 2/5 RERS17pb113-PT-1-CTLFireability-14 137227 m, 238 m/sec, 694119 t fired, .

Time elapsed: 2502 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 620/856 2/5 RERS17pb113-PT-1-CTLFireability-14 138411 m, 236 m/sec, 699697 t fired, .

Time elapsed: 2507 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 625/856 2/5 RERS17pb113-PT-1-CTLFireability-14 139613 m, 240 m/sec, 705539 t fired, .

Time elapsed: 2512 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 630/856 2/5 RERS17pb113-PT-1-CTLFireability-14 140810 m, 239 m/sec, 712349 t fired, .

Time elapsed: 2517 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 635/856 2/5 RERS17pb113-PT-1-CTLFireability-14 142011 m, 240 m/sec, 718964 t fired, .

Time elapsed: 2522 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 640/856 2/5 RERS17pb113-PT-1-CTLFireability-14 143211 m, 240 m/sec, 724769 t fired, .

Time elapsed: 2527 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 645/856 2/5 RERS17pb113-PT-1-CTLFireability-14 144384 m, 234 m/sec, 731186 t fired, .

Time elapsed: 2532 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 650/856 2/5 RERS17pb113-PT-1-CTLFireability-14 145561 m, 235 m/sec, 737775 t fired, .

Time elapsed: 2537 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 655/856 2/5 RERS17pb113-PT-1-CTLFireability-14 146731 m, 234 m/sec, 744773 t fired, .

Time elapsed: 2542 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 660/856 2/5 RERS17pb113-PT-1-CTLFireability-14 147895 m, 232 m/sec, 752724 t fired, .

Time elapsed: 2547 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 665/856 2/5 RERS17pb113-PT-1-CTLFireability-14 149066 m, 234 m/sec, 760296 t fired, .

Time elapsed: 2552 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 670/856 2/5 RERS17pb113-PT-1-CTLFireability-14 150242 m, 235 m/sec, 766792 t fired, .

Time elapsed: 2557 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 675/856 2/5 RERS17pb113-PT-1-CTLFireability-14 151423 m, 236 m/sec, 773450 t fired, .

Time elapsed: 2562 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 680/856 2/5 RERS17pb113-PT-1-CTLFireability-14 152598 m, 235 m/sec, 779886 t fired, .

Time elapsed: 2567 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 685/856 2/5 RERS17pb113-PT-1-CTLFireability-14 153782 m, 236 m/sec, 785604 t fired, .

Time elapsed: 2572 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 690/856 2/5 RERS17pb113-PT-1-CTLFireability-14 154943 m, 232 m/sec, 792059 t fired, .

Time elapsed: 2577 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 695/856 2/5 RERS17pb113-PT-1-CTLFireability-14 156106 m, 232 m/sec, 798655 t fired, .

Time elapsed: 2582 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 700/856 2/5 RERS17pb113-PT-1-CTLFireability-14 157206 m, 220 m/sec, 805900 t fired, .

Time elapsed: 2587 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 705/856 2/5 RERS17pb113-PT-1-CTLFireability-14 158328 m, 224 m/sec, 813097 t fired, .

Time elapsed: 2592 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 710/856 2/5 RERS17pb113-PT-1-CTLFireability-14 159552 m, 244 m/sec, 820757 t fired, .

Time elapsed: 2597 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 715/856 2/5 RERS17pb113-PT-1-CTLFireability-14 160804 m, 250 m/sec, 828123 t fired, .

Time elapsed: 2602 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 720/856 2/5 RERS17pb113-PT-1-CTLFireability-14 161950 m, 229 m/sec, 835823 t fired, .

Time elapsed: 2607 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 725/856 2/5 RERS17pb113-PT-1-CTLFireability-14 163073 m, 224 m/sec, 843386 t fired, .

Time elapsed: 2612 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 730/856 2/5 RERS17pb113-PT-1-CTLFireability-14 164255 m, 236 m/sec, 852470 t fired, .

Time elapsed: 2617 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 735/856 2/5 RERS17pb113-PT-1-CTLFireability-14 165488 m, 246 m/sec, 861406 t fired, .

Time elapsed: 2622 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 740/856 2/5 RERS17pb113-PT-1-CTLFireability-14 166738 m, 250 m/sec, 870310 t fired, .

Time elapsed: 2627 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 745/856 2/5 RERS17pb113-PT-1-CTLFireability-14 167973 m, 247 m/sec, 878135 t fired, .

Time elapsed: 2632 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 750/856 2/5 RERS17pb113-PT-1-CTLFireability-14 169132 m, 231 m/sec, 885712 t fired, .

Time elapsed: 2637 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 755/856 2/5 RERS17pb113-PT-1-CTLFireability-14 170381 m, 249 m/sec, 893667 t fired, .

Time elapsed: 2642 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 760/856 2/5 RERS17pb113-PT-1-CTLFireability-14 171629 m, 249 m/sec, 899788 t fired, .

Time elapsed: 2647 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 765/856 2/5 RERS17pb113-PT-1-CTLFireability-14 172866 m, 247 m/sec, 906490 t fired, .

Time elapsed: 2652 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 770/856 2/5 RERS17pb113-PT-1-CTLFireability-14 173941 m, 215 m/sec, 912821 t fired, .

Time elapsed: 2657 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 775/856 2/5 RERS17pb113-PT-1-CTLFireability-14 175122 m, 236 m/sec, 919719 t fired, .

Time elapsed: 2662 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 780/856 2/5 RERS17pb113-PT-1-CTLFireability-14 176298 m, 235 m/sec, 928028 t fired, .

Time elapsed: 2667 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 785/856 2/5 RERS17pb113-PT-1-CTLFireability-14 177449 m, 230 m/sec, 935232 t fired, .

Time elapsed: 2672 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 790/856 2/5 RERS17pb113-PT-1-CTLFireability-14 178641 m, 238 m/sec, 942313 t fired, .

Time elapsed: 2677 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 795/856 2/5 RERS17pb113-PT-1-CTLFireability-14 179835 m, 238 m/sec, 949415 t fired, .

Time elapsed: 2682 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 800/856 2/5 RERS17pb113-PT-1-CTLFireability-14 181020 m, 237 m/sec, 956922 t fired, .

Time elapsed: 2687 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 805/856 2/5 RERS17pb113-PT-1-CTLFireability-14 182217 m, 239 m/sec, 963783 t fired, .

Time elapsed: 2692 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 810/856 2/5 RERS17pb113-PT-1-CTLFireability-14 183401 m, 236 m/sec, 971680 t fired, .

Time elapsed: 2697 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 815/856 2/5 RERS17pb113-PT-1-CTLFireability-14 184562 m, 232 m/sec, 980228 t fired, .

Time elapsed: 2702 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 820/856 2/5 RERS17pb113-PT-1-CTLFireability-14 185737 m, 235 m/sec, 988397 t fired, .

Time elapsed: 2707 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 825/856 2/5 RERS17pb113-PT-1-CTLFireability-14 186906 m, 233 m/sec, 995383 t fired, .

Time elapsed: 2712 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 830/856 2/5 RERS17pb113-PT-1-CTLFireability-14 188083 m, 235 m/sec, 1002642 t fired, .

Time elapsed: 2717 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 835/856 2/5 RERS17pb113-PT-1-CTLFireability-14 189260 m, 235 m/sec, 1010909 t fired, .

Time elapsed: 2722 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 840/856 2/5 RERS17pb113-PT-1-CTLFireability-14 190439 m, 235 m/sec, 1018589 t fired, .

Time elapsed: 2727 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 845/856 2/5 RERS17pb113-PT-1-CTLFireability-14 191634 m, 239 m/sec, 1025780 t fired, .

Time elapsed: 2732 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 850/856 2/5 RERS17pb113-PT-1-CTLFireability-14 192809 m, 235 m/sec, 1032479 t fired, .

Time elapsed: 2737 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 855/856 2/5 RERS17pb113-PT-1-CTLFireability-14 193988 m, 235 m/sec, 1039456 t fired, .

Time elapsed: 2742 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
lola: CANCELED task # 24 (type EXCL) for RERS17pb113-PT-1-CTLFireability-14 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 0 0 1 1 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2747 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 8
lola: LAUNCH task # 22 (type EXCL) for 21 RERS17pb113-PT-1-CTLFireability-15
lola: time limit : 853 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 24 (type EXCL) for 18 RERS17pb113-PT-1-CTLFireability-14
lola: time limit : 853 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EG EXCL 5/853 1/32 RERS17pb113-PT-1-CTLFireability-15 232 m, 46 m/sec, 231 t fired, .
24 EFEG EXCL 5/853 1/5 RERS17pb113-PT-1-CTLFireability-14 764 m, -38644 m/sec, 763 t fired, .

Time elapsed: 2752 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EG EXCL 10/853 1/32 RERS17pb113-PT-1-CTLFireability-15 502 m, 54 m/sec, 501 t fired, .
24 EFEG EXCL 10/426 1/5 RERS17pb113-PT-1-CTLFireability-14 1634 m, 174 m/sec, 1633 t fired, .

Time elapsed: 2757 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EG EXCL 15/853 1/32 RERS17pb113-PT-1-CTLFireability-15 753 m, 50 m/sec, 752 t fired, .
24 EFEG EXCL 15/426 1/5 RERS17pb113-PT-1-CTLFireability-14 2431 m, 159 m/sec, 3925 t fired, .

Time elapsed: 2762 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EG EXCL 20/853 1/32 RERS17pb113-PT-1-CTLFireability-15 1012 m, 51 m/sec, 1011 t fired, .
24 EFEG EXCL 20/426 1/5 RERS17pb113-PT-1-CTLFireability-14 3287 m, 171 m/sec, 6967 t fired, .

Time elapsed: 2767 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EG EXCL 25/853 1/32 RERS17pb113-PT-1-CTLFireability-15 1288 m, 55 m/sec, 1287 t fired, .
24 EFEG EXCL 25/426 1/5 RERS17pb113-PT-1-CTLFireability-14 4144 m, 171 m/sec, 10430 t fired, .

Time elapsed: 2772 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EG EXCL 30/853 1/32 RERS17pb113-PT-1-CTLFireability-15 1539 m, 50 m/sec, 1538 t fired, .
24 EFEG EXCL 30/426 1/5 RERS17pb113-PT-1-CTLFireability-14 5049 m, 181 m/sec, 14588 t fired, .

Time elapsed: 2777 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-CTLFireability-15: EG 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EG EXCL 35/853 1/32 RERS17pb113-PT-1-CTLFireability-15 1806 m, 53 m/sec, 1805 t fired, .
24 EFEG EXCL 35/426 1/5 RERS17pb113-PT-1-CTLFireability-14 5937 m, 177 m/sec, 18011 t fired, .

Time elapsed: 2782 secs. Pages in use: 17
# running tasks: 2 of 4 Visible: 8
lola: FINISHED task # 22 (type EXCL) for RERS17pb113-PT-1-CTLFireability-15
lola: result : true
lola: markings : 2031
lola: fired transitions : 2031
lola: time used : 39.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 40/853 1/5 RERS17pb113-PT-1-CTLFireability-14 6764 m, 165 m/sec, 21883 t fired, .

Time elapsed: 2787 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 45/853 1/5 RERS17pb113-PT-1-CTLFireability-14 7824 m, 212 m/sec, 27143 t fired, .

Time elapsed: 2792 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 50/853 1/5 RERS17pb113-PT-1-CTLFireability-14 8874 m, 210 m/sec, 32806 t fired, .

Time elapsed: 2797 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 55/853 1/5 RERS17pb113-PT-1-CTLFireability-14 9910 m, 207 m/sec, 37358 t fired, .

Time elapsed: 2802 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 60/853 1/5 RERS17pb113-PT-1-CTLFireability-14 10970 m, 212 m/sec, 42611 t fired, .

Time elapsed: 2807 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 65/853 1/5 RERS17pb113-PT-1-CTLFireability-14 12056 m, 217 m/sec, 47196 t fired, .

Time elapsed: 2812 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 70/853 1/5 RERS17pb113-PT-1-CTLFireability-14 13089 m, 206 m/sec, 51555 t fired, .

Time elapsed: 2817 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 75/853 1/5 RERS17pb113-PT-1-CTLFireability-14 14110 m, 204 m/sec, 56772 t fired, .

Time elapsed: 2822 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 80/853 1/5 RERS17pb113-PT-1-CTLFireability-14 15136 m, 205 m/sec, 61374 t fired, .

Time elapsed: 2827 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 85/853 1/5 RERS17pb113-PT-1-CTLFireability-14 16185 m, 209 m/sec, 65859 t fired, .

Time elapsed: 2832 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 90/853 1/5 RERS17pb113-PT-1-CTLFireability-14 17242 m, 211 m/sec, 70669 t fired, .

Time elapsed: 2837 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 95/853 1/5 RERS17pb113-PT-1-CTLFireability-14 18295 m, 210 m/sec, 75629 t fired, .

Time elapsed: 2842 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 100/853 1/5 RERS17pb113-PT-1-CTLFireability-14 19299 m, 200 m/sec, 80394 t fired, .

Time elapsed: 2847 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 105/853 1/5 RERS17pb113-PT-1-CTLFireability-14 20334 m, 207 m/sec, 85260 t fired, .

Time elapsed: 2852 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 110/853 1/5 RERS17pb113-PT-1-CTLFireability-14 21393 m, 211 m/sec, 90341 t fired, .

Time elapsed: 2857 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 115/853 1/5 RERS17pb113-PT-1-CTLFireability-14 22437 m, 208 m/sec, 95350 t fired, .

Time elapsed: 2862 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 120/853 1/5 RERS17pb113-PT-1-CTLFireability-14 23476 m, 207 m/sec, 100344 t fired, .

Time elapsed: 2867 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 125/853 1/5 RERS17pb113-PT-1-CTLFireability-14 24530 m, 210 m/sec, 105300 t fired, .

Time elapsed: 2872 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 130/853 1/5 RERS17pb113-PT-1-CTLFireability-14 25561 m, 206 m/sec, 110064 t fired, .

Time elapsed: 2877 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 135/853 1/5 RERS17pb113-PT-1-CTLFireability-14 26595 m, 206 m/sec, 114612 t fired, .

Time elapsed: 2882 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 140/853 1/5 RERS17pb113-PT-1-CTLFireability-14 27658 m, 212 m/sec, 119030 t fired, .

Time elapsed: 2887 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 145/853 1/5 RERS17pb113-PT-1-CTLFireability-14 28669 m, 202 m/sec, 124140 t fired, .

Time elapsed: 2892 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 150/853 1/5 RERS17pb113-PT-1-CTLFireability-14 29716 m, 209 m/sec, 128964 t fired, .

Time elapsed: 2897 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 155/853 1/5 RERS17pb113-PT-1-CTLFireability-14 30742 m, 205 m/sec, 132949 t fired, .

Time elapsed: 2902 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 160/853 1/5 RERS17pb113-PT-1-CTLFireability-14 31784 m, 208 m/sec, 138159 t fired, .

Time elapsed: 2907 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 165/853 1/5 RERS17pb113-PT-1-CTLFireability-14 32857 m, 214 m/sec, 142867 t fired, .

Time elapsed: 2912 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 170/853 1/5 RERS17pb113-PT-1-CTLFireability-14 33926 m, 213 m/sec, 148116 t fired, .

Time elapsed: 2917 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 175/853 1/5 RERS17pb113-PT-1-CTLFireability-14 34923 m, 199 m/sec, 152644 t fired, .

Time elapsed: 2922 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 180/853 1/5 RERS17pb113-PT-1-CTLFireability-14 35981 m, 211 m/sec, 157831 t fired, .

Time elapsed: 2927 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 185/853 1/5 RERS17pb113-PT-1-CTLFireability-14 37018 m, 207 m/sec, 162365 t fired, .

Time elapsed: 2932 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 190/853 1/5 RERS17pb113-PT-1-CTLFireability-14 38057 m, 207 m/sec, 167712 t fired, .

Time elapsed: 2937 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 195/853 1/5 RERS17pb113-PT-1-CTLFireability-14 39106 m, 209 m/sec, 172490 t fired, .

Time elapsed: 2942 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 200/853 1/5 RERS17pb113-PT-1-CTLFireability-14 40192 m, 217 m/sec, 177108 t fired, .

Time elapsed: 2947 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 205/853 1/5 RERS17pb113-PT-1-CTLFireability-14 41250 m, 211 m/sec, 182731 t fired, .

Time elapsed: 2952 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 210/853 1/5 RERS17pb113-PT-1-CTLFireability-14 42297 m, 209 m/sec, 188552 t fired, .

Time elapsed: 2957 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 215/853 1/5 RERS17pb113-PT-1-CTLFireability-14 43287 m, 198 m/sec, 193708 t fired, .

Time elapsed: 2962 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 220/853 1/5 RERS17pb113-PT-1-CTLFireability-14 44296 m, 201 m/sec, 199041 t fired, .

Time elapsed: 2967 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 225/853 1/5 RERS17pb113-PT-1-CTLFireability-14 45314 m, 203 m/sec, 204615 t fired, .

Time elapsed: 2972 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 230/853 1/5 RERS17pb113-PT-1-CTLFireability-14 46358 m, 208 m/sec, 210383 t fired, .

Time elapsed: 2977 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 235/853 1/5 RERS17pb113-PT-1-CTLFireability-14 47381 m, 204 m/sec, 216167 t fired, .

Time elapsed: 2982 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 240/853 1/5 RERS17pb113-PT-1-CTLFireability-14 48496 m, 223 m/sec, 222695 t fired, .

Time elapsed: 2987 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 245/853 1/5 RERS17pb113-PT-1-CTLFireability-14 49527 m, 206 m/sec, 228583 t fired, .

Time elapsed: 2992 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 250/853 1/5 RERS17pb113-PT-1-CTLFireability-14 50618 m, 218 m/sec, 234560 t fired, .

Time elapsed: 2997 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 255/853 1/5 RERS17pb113-PT-1-CTLFireability-14 51656 m, 207 m/sec, 240756 t fired, .

Time elapsed: 3002 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 260/853 1/5 RERS17pb113-PT-1-CTLFireability-14 52685 m, 205 m/sec, 246164 t fired, .

Time elapsed: 3007 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 265/853 1/5 RERS17pb113-PT-1-CTLFireability-14 53705 m, 204 m/sec, 251770 t fired, .

Time elapsed: 3012 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 270/853 1/5 RERS17pb113-PT-1-CTLFireability-14 54736 m, 206 m/sec, 257067 t fired, .

Time elapsed: 3017 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 275/853 1/5 RERS17pb113-PT-1-CTLFireability-14 55753 m, 203 m/sec, 263196 t fired, .

Time elapsed: 3022 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 280/853 1/5 RERS17pb113-PT-1-CTLFireability-14 56730 m, 195 m/sec, 268454 t fired, .

Time elapsed: 3027 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 285/853 1/5 RERS17pb113-PT-1-CTLFireability-14 57741 m, 202 m/sec, 274521 t fired, .

Time elapsed: 3032 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 290/853 1/5 RERS17pb113-PT-1-CTLFireability-14 58756 m, 203 m/sec, 279982 t fired, .

Time elapsed: 3037 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 295/853 1/5 RERS17pb113-PT-1-CTLFireability-14 59820 m, 212 m/sec, 286611 t fired, .

Time elapsed: 3042 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 300/853 1/5 RERS17pb113-PT-1-CTLFireability-14 60861 m, 208 m/sec, 292386 t fired, .

Time elapsed: 3047 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 305/853 1/5 RERS17pb113-PT-1-CTLFireability-14 61883 m, 204 m/sec, 298335 t fired, .

Time elapsed: 3052 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 310/853 1/5 RERS17pb113-PT-1-CTLFireability-14 62881 m, 199 m/sec, 304034 t fired, .

Time elapsed: 3057 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 315/853 1/5 RERS17pb113-PT-1-CTLFireability-14 63900 m, 203 m/sec, 309857 t fired, .

Time elapsed: 3062 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 320/853 1/5 RERS17pb113-PT-1-CTLFireability-14 64927 m, 205 m/sec, 315057 t fired, .

Time elapsed: 3067 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 325/853 1/5 RERS17pb113-PT-1-CTLFireability-14 65960 m, 206 m/sec, 320733 t fired, .

Time elapsed: 3072 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 330/853 1/5 RERS17pb113-PT-1-CTLFireability-14 66978 m, 203 m/sec, 326942 t fired, .

Time elapsed: 3077 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 335/853 1/5 RERS17pb113-PT-1-CTLFireability-14 68000 m, 204 m/sec, 332303 t fired, .

Time elapsed: 3082 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 340/853 1/5 RERS17pb113-PT-1-CTLFireability-14 69038 m, 207 m/sec, 337550 t fired, .

Time elapsed: 3087 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 345/853 1/5 RERS17pb113-PT-1-CTLFireability-14 70069 m, 206 m/sec, 343874 t fired, .

Time elapsed: 3092 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 350/853 1/5 RERS17pb113-PT-1-CTLFireability-14 71063 m, 198 m/sec, 349137 t fired, .

Time elapsed: 3097 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 355/853 1/5 RERS17pb113-PT-1-CTLFireability-14 72053 m, 198 m/sec, 355096 t fired, .

Time elapsed: 3102 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 360/853 1/5 RERS17pb113-PT-1-CTLFireability-14 73009 m, 191 m/sec, 360373 t fired, .

Time elapsed: 3107 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 365/853 1/5 RERS17pb113-PT-1-CTLFireability-14 74003 m, 198 m/sec, 366206 t fired, .

Time elapsed: 3112 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 370/853 1/5 RERS17pb113-PT-1-CTLFireability-14 74999 m, 199 m/sec, 371520 t fired, .

Time elapsed: 3117 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 375/853 1/5 RERS17pb113-PT-1-CTLFireability-14 75991 m, 198 m/sec, 377663 t fired, .

Time elapsed: 3122 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 380/853 1/5 RERS17pb113-PT-1-CTLFireability-14 77010 m, 203 m/sec, 383361 t fired, .

Time elapsed: 3127 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 385/853 1/5 RERS17pb113-PT-1-CTLFireability-14 78046 m, 207 m/sec, 388619 t fired, .

Time elapsed: 3132 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 390/853 1/5 RERS17pb113-PT-1-CTLFireability-14 79128 m, 216 m/sec, 393621 t fired, .

Time elapsed: 3137 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 395/853 1/5 RERS17pb113-PT-1-CTLFireability-14 80173 m, 209 m/sec, 398997 t fired, .

Time elapsed: 3142 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 400/853 1/5 RERS17pb113-PT-1-CTLFireability-14 81281 m, 221 m/sec, 404455 t fired, .

Time elapsed: 3147 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 405/853 1/5 RERS17pb113-PT-1-CTLFireability-14 82394 m, 222 m/sec, 410375 t fired, .

Time elapsed: 3152 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 410/853 1/5 RERS17pb113-PT-1-CTLFireability-14 83493 m, 219 m/sec, 415524 t fired, .

Time elapsed: 3157 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 415/853 1/5 RERS17pb113-PT-1-CTLFireability-14 84564 m, 214 m/sec, 421100 t fired, .

Time elapsed: 3162 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 420/853 1/5 RERS17pb113-PT-1-CTLFireability-14 85653 m, 217 m/sec, 427119 t fired, .

Time elapsed: 3167 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 425/853 1/5 RERS17pb113-PT-1-CTLFireability-14 86720 m, 213 m/sec, 433419 t fired, .

Time elapsed: 3172 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 430/853 1/5 RERS17pb113-PT-1-CTLFireability-14 87721 m, 200 m/sec, 439507 t fired, .

Time elapsed: 3177 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 435/853 1/5 RERS17pb113-PT-1-CTLFireability-14 88753 m, 206 m/sec, 445827 t fired, .

Time elapsed: 3182 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 440/853 1/5 RERS17pb113-PT-1-CTLFireability-14 89760 m, 201 m/sec, 451931 t fired, .

Time elapsed: 3187 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 445/853 1/5 RERS17pb113-PT-1-CTLFireability-14 90807 m, 209 m/sec, 458202 t fired, .

Time elapsed: 3192 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 450/853 1/5 RERS17pb113-PT-1-CTLFireability-14 91865 m, 211 m/sec, 464309 t fired, .

Time elapsed: 3197 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 455/853 1/5 RERS17pb113-PT-1-CTLFireability-14 92894 m, 205 m/sec, 470342 t fired, .

Time elapsed: 3202 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 460/853 1/5 RERS17pb113-PT-1-CTLFireability-14 93904 m, 202 m/sec, 476072 t fired, .

Time elapsed: 3207 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 465/853 1/5 RERS17pb113-PT-1-CTLFireability-14 94949 m, 209 m/sec, 481994 t fired, .

Time elapsed: 3212 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 470/853 1/5 RERS17pb113-PT-1-CTLFireability-14 95964 m, 203 m/sec, 486326 t fired, .

Time elapsed: 3217 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 475/853 1/5 RERS17pb113-PT-1-CTLFireability-14 97021 m, 211 m/sec, 491161 t fired, .

Time elapsed: 3222 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 480/853 1/5 RERS17pb113-PT-1-CTLFireability-14 98090 m, 213 m/sec, 497105 t fired, .

Time elapsed: 3227 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 485/853 1/5 RERS17pb113-PT-1-CTLFireability-14 99159 m, 213 m/sec, 502738 t fired, .

Time elapsed: 3232 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 490/853 1/5 RERS17pb113-PT-1-CTLFireability-14 100192 m, 206 m/sec, 507904 t fired, .

Time elapsed: 3237 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 495/853 1/5 RERS17pb113-PT-1-CTLFireability-14 101267 m, 215 m/sec, 513363 t fired, .

Time elapsed: 3242 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 500/853 1/5 RERS17pb113-PT-1-CTLFireability-14 102221 m, 190 m/sec, 518335 t fired, .

Time elapsed: 3247 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 505/853 2/5 RERS17pb113-PT-1-CTLFireability-14 103236 m, 203 m/sec, 523753 t fired, .

Time elapsed: 3252 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 510/853 2/5 RERS17pb113-PT-1-CTLFireability-14 104197 m, 192 m/sec, 527877 t fired, .

Time elapsed: 3257 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 515/853 2/5 RERS17pb113-PT-1-CTLFireability-14 105050 m, 170 m/sec, 531714 t fired, .

Time elapsed: 3262 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 520/853 2/5 RERS17pb113-PT-1-CTLFireability-14 105884 m, 166 m/sec, 535413 t fired, .

Time elapsed: 3267 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 525/853 2/5 RERS17pb113-PT-1-CTLFireability-14 106681 m, 159 m/sec, 539736 t fired, .

Time elapsed: 3272 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 530/853 2/5 RERS17pb113-PT-1-CTLFireability-14 107711 m, 206 m/sec, 545447 t fired, .

Time elapsed: 3277 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 535/853 2/5 RERS17pb113-PT-1-CTLFireability-14 108779 m, 213 m/sec, 550999 t fired, .

Time elapsed: 3282 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 540/853 2/5 RERS17pb113-PT-1-CTLFireability-14 109854 m, 215 m/sec, 556356 t fired, .

Time elapsed: 3287 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 545/853 2/5 RERS17pb113-PT-1-CTLFireability-14 110941 m, 217 m/sec, 561903 t fired, .

Time elapsed: 3292 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 550/853 2/5 RERS17pb113-PT-1-CTLFireability-14 112022 m, 216 m/sec, 567553 t fired, .

Time elapsed: 3297 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 555/853 2/5 RERS17pb113-PT-1-CTLFireability-14 113033 m, 202 m/sec, 572139 t fired, .

Time elapsed: 3302 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 560/853 2/5 RERS17pb113-PT-1-CTLFireability-14 114070 m, 207 m/sec, 577026 t fired, .

Time elapsed: 3307 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 565/853 2/5 RERS17pb113-PT-1-CTLFireability-14 115228 m, 231 m/sec, 581613 t fired, .

Time elapsed: 3312 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 570/853 2/5 RERS17pb113-PT-1-CTLFireability-14 116299 m, 214 m/sec, 586695 t fired, .

Time elapsed: 3317 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 575/853 2/5 RERS17pb113-PT-1-CTLFireability-14 117344 m, 209 m/sec, 592208 t fired, .

Time elapsed: 3322 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 580/853 2/5 RERS17pb113-PT-1-CTLFireability-14 118332 m, 197 m/sec, 597546 t fired, .

Time elapsed: 3327 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 585/853 2/5 RERS17pb113-PT-1-CTLFireability-14 119398 m, 213 m/sec, 603151 t fired, .

Time elapsed: 3332 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 590/853 2/5 RERS17pb113-PT-1-CTLFireability-14 120402 m, 200 m/sec, 609131 t fired, .

Time elapsed: 3337 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 595/853 2/5 RERS17pb113-PT-1-CTLFireability-14 121454 m, 210 m/sec, 615896 t fired, .

Time elapsed: 3342 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 600/853 2/5 RERS17pb113-PT-1-CTLFireability-14 122443 m, 197 m/sec, 621485 t fired, .

Time elapsed: 3347 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 605/853 2/5 RERS17pb113-PT-1-CTLFireability-14 123485 m, 208 m/sec, 627266 t fired, .

Time elapsed: 3352 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 610/853 2/5 RERS17pb113-PT-1-CTLFireability-14 124567 m, 216 m/sec, 632928 t fired, .

Time elapsed: 3357 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 615/853 2/5 RERS17pb113-PT-1-CTLFireability-14 125578 m, 202 m/sec, 638743 t fired, .

Time elapsed: 3362 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 620/853 2/5 RERS17pb113-PT-1-CTLFireability-14 126592 m, 202 m/sec, 643433 t fired, .

Time elapsed: 3367 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 625/853 2/5 RERS17pb113-PT-1-CTLFireability-14 127650 m, 211 m/sec, 648222 t fired, .

Time elapsed: 3372 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 630/853 2/5 RERS17pb113-PT-1-CTLFireability-14 128617 m, 193 m/sec, 652392 t fired, .

Time elapsed: 3377 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 635/853 2/5 RERS17pb113-PT-1-CTLFireability-14 129669 m, 210 m/sec, 657756 t fired, .

Time elapsed: 3382 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 640/853 2/5 RERS17pb113-PT-1-CTLFireability-14 130753 m, 216 m/sec, 663113 t fired, .

Time elapsed: 3387 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 645/853 2/5 RERS17pb113-PT-1-CTLFireability-14 131763 m, 202 m/sec, 669390 t fired, .

Time elapsed: 3392 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 650/853 2/5 RERS17pb113-PT-1-CTLFireability-14 132764 m, 200 m/sec, 675103 t fired, .

Time elapsed: 3397 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 655/853 2/5 RERS17pb113-PT-1-CTLFireability-14 133767 m, 200 m/sec, 679559 t fired, .

Time elapsed: 3402 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 8
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-CTLFireability-14: AGAF 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 EFEG EXCL 660/853 2/5 RERS17pb113-PT-1-CTLFireability-14 134794 m, 205 m/sec, 684238 t fired, .

Time elapsed: 3407 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 8
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-CTLFireability-00: INITIAL false preprocessing
RERS17pb113-PT-1-CTLFireability-02: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-05: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-06: EXEF true state space /EXEF
RERS17pb113-PT-1-CTLFireability-09: EF true findpath
RERS17pb113-PT-1-CTLFireability-11: CTL false CTL model checker
RERS17pb113-PT-1-CTLFireability-14: AGAF unknown AGGR
RERS17pb113-PT-1-CTLFireability-15: EG true state space / EG


Time elapsed: 3411 secs. Pages in use: 21