About the Execution of LoLA for ResAllocation-PT-R100C002
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
5554.075 | 395904.00 | 378577.00 | 1229.00 | TT????T?T?T???TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198800770.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is ResAllocation-PT-R100C002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198800770
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 828K
-rw-r--r-- 1 mcc users 8.8K Feb 25 15:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 15:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 15:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 25 15:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 15:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 55K Feb 25 15:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Feb 25 15:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 15:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 422K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R100C002-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679078680868
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ResAllocation-PT-R100C002
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT ResAllocation-PT-R100C002
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA ResAllocation-PT-R100C002-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R100C002-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679079076772
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R100C002-CTLFireability-00
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: FINISHED task # 1 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-00
lola: result : true
lola: markings : 4952
lola: fired transitions : 4951
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 6 ResAllocation-PT-R100C002-CTLFireability-02
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 60 (type FNDP) for 22 ResAllocation-PT-R100C002-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 22 ResAllocation-PT-R100C002-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 22 ResAllocation-PT-R100C002-CTLFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 63 (type SRCH) for ResAllocation-PT-R100C002-CTLFireability-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 60 (type FNDP) for ResAllocation-PT-R100C002-CTLFireability-06
lola: result : true
lola: fired transitions : 53
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 61 (type EQUN) for ResAllocation-PT-R100C002-CTLFireability-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
sara: try reading problem file /home/mcc/execution/CTLFireability-61.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 61 (type EQUN) for ResAllocation-PT-R100C002-CTLFireability-06
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/239 4/32 ResAllocation-PT-R100C002-CTLFireability-02 698728 m, 139745 m/sec, 3392881 t fired, .
Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/239 7/32 ResAllocation-PT-R100C002-CTLFireability-02 1338501 m, 127954 m/sec, 6850026 t fired, .
Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/239 10/32 ResAllocation-PT-R100C002-CTLFireability-02 1932521 m, 118804 m/sec, 10214294 t fired, .
Time elapsed: 16 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/239 13/32 ResAllocation-PT-R100C002-CTLFireability-02 2561942 m, 125884 m/sec, 13574627 t fired, .
Time elapsed: 21 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/239 16/32 ResAllocation-PT-R100C002-CTLFireability-02 3171507 m, 121913 m/sec, 16940321 t fired, .
Time elapsed: 26 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/239 19/32 ResAllocation-PT-R100C002-CTLFireability-02 3708982 m, 107495 m/sec, 20107558 t fired, .
Time elapsed: 31 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/239 21/32 ResAllocation-PT-R100C002-CTLFireability-02 4200102 m, 98224 m/sec, 23193379 t fired, .
Time elapsed: 36 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/239 24/32 ResAllocation-PT-R100C002-CTLFireability-02 4736902 m, 107360 m/sec, 26328725 t fired, .
Time elapsed: 41 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 45/239 27/32 ResAllocation-PT-R100C002-CTLFireability-02 5267919 m, 106203 m/sec, 29403670 t fired, .
Time elapsed: 46 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 50/239 30/32 ResAllocation-PT-R100C002-CTLFireability-02 5849935 m, 116403 m/sec, 32631038 t fired, .
Time elapsed: 51 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 1 0 2 0 0 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 55/239 32/32 ResAllocation-PT-R100C002-CTLFireability-02 6387584 m, 107529 m/sec, 35901157 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 ResAllocation-PT-R100C002-CTLFireability-15
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-15
lola: result : false
lola: markings : 4952
lola: fired transitions : 9821
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 ResAllocation-PT-R100C002-CTLFireability-14
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-14
lola: result : true
lola: markings : 4951
lola: fired transitions : 9901
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 ResAllocation-PT-R100C002-CTLFireability-12
lola: time limit : 294 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/294 5/32 ResAllocation-PT-R100C002-CTLFireability-12 859227 m, 171845 m/sec, 4627232 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/294 9/32 ResAllocation-PT-R100C002-CTLFireability-12 1670323 m, 162219 m/sec, 9270589 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/294 13/32 ResAllocation-PT-R100C002-CTLFireability-12 2424717 m, 150878 m/sec, 13858778 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/294 16/32 ResAllocation-PT-R100C002-CTLFireability-12 3210056 m, 157067 m/sec, 18488566 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/294 20/32 ResAllocation-PT-R100C002-CTLFireability-12 3889783 m, 135945 m/sec, 22871635 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/294 23/32 ResAllocation-PT-R100C002-CTLFireability-12 4554172 m, 132877 m/sec, 27266156 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 35/294 26/32 ResAllocation-PT-R100C002-CTLFireability-12 5238959 m, 136957 m/sec, 31493882 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 40/294 30/32 ResAllocation-PT-R100C002-CTLFireability-12 5966187 m, 145445 m/sec, 35923157 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 ResAllocation-PT-R100C002-CTLFireability-11
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/317 6/32 ResAllocation-PT-R100C002-CTLFireability-11 1111290 m, 222258 m/sec, 6002230 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/317 11/32 ResAllocation-PT-R100C002-CTLFireability-11 2086192 m, 194980 m/sec, 11882782 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/317 16/32 ResAllocation-PT-R100C002-CTLFireability-11 3071011 m, 196963 m/sec, 17733705 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/317 20/32 ResAllocation-PT-R100C002-CTLFireability-11 3960062 m, 177810 m/sec, 23388502 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/317 24/32 ResAllocation-PT-R100C002-CTLFireability-11 4837525 m, 175492 m/sec, 29009191 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/317 29/32 ResAllocation-PT-R100C002-CTLFireability-11 5774405 m, 187376 m/sec, 34646972 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 ResAllocation-PT-R100C002-CTLFireability-10
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-10
lola: result : true
lola: markings : 91
lola: fired transitions : 91
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 ResAllocation-PT-R100C002-CTLFireability-09
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/384 6/32 ResAllocation-PT-R100C002-CTLFireability-09 1034411 m, 206882 m/sec, 5590529 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/384 10/32 ResAllocation-PT-R100C002-CTLFireability-09 1949030 m, 182923 m/sec, 11080635 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/384 15/32 ResAllocation-PT-R100C002-CTLFireability-09 2850412 m, 180276 m/sec, 16438576 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/384 19/32 ResAllocation-PT-R100C002-CTLFireability-09 3705335 m, 170984 m/sec, 21642574 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/384 23/32 ResAllocation-PT-R100C002-CTLFireability-09 4462665 m, 151466 m/sec, 26752502 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/384 27/32 ResAllocation-PT-R100C002-CTLFireability-09 5299290 m, 167325 m/sec, 31858728 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/384 31/32 ResAllocation-PT-R100C002-CTLFireability-09 6139100 m, 167962 m/sec, 37095240 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 ResAllocation-PT-R100C002-CTLFireability-08
lola: time limit : 427 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-08
lola: result : true
lola: markings : 6197
lola: fired transitions : 6197
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 ResAllocation-PT-R100C002-CTLFireability-07
lola: time limit : 488 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/488 9/32 ResAllocation-PT-R100C002-CTLFireability-07 1698329 m, 339665 m/sec, 5432277 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/488 16/32 ResAllocation-PT-R100C002-CTLFireability-07 3223643 m, 305062 m/sec, 10551674 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/488 22/32 ResAllocation-PT-R100C002-CTLFireability-07 4559584 m, 267188 m/sec, 15360797 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/488 29/32 ResAllocation-PT-R100C002-CTLFireability-07 6001302 m, 288343 m/sec, 20353625 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 ResAllocation-PT-R100C002-CTLFireability-05
lola: time limit : 565 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/565 5/32 ResAllocation-PT-R100C002-CTLFireability-05 941868 m, 188373 m/sec, 6022302 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/565 9/32 ResAllocation-PT-R100C002-CTLFireability-05 1784967 m, 168619 m/sec, 11804895 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/565 13/32 ResAllocation-PT-R100C002-CTLFireability-05 2595264 m, 162059 m/sec, 17435698 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/565 17/32 ResAllocation-PT-R100C002-CTLFireability-05 3395035 m, 159954 m/sec, 23021480 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/565 21/32 ResAllocation-PT-R100C002-CTLFireability-05 4077923 m, 136577 m/sec, 28247203 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/565 24/32 ResAllocation-PT-R100C002-CTLFireability-05 4798545 m, 144124 m/sec, 33548735 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/565 28/32 ResAllocation-PT-R100C002-CTLFireability-05 5521741 m, 144639 m/sec, 38663556 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/565 32/32 ResAllocation-PT-R100C002-CTLFireability-05 6259373 m, 147526 m/sec, 44064534 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 ResAllocation-PT-R100C002-CTLFireability-04
lola: time limit : 669 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/669 6/32 ResAllocation-PT-R100C002-CTLFireability-04 1109831 m, 221966 m/sec, 5992253 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/669 11/32 ResAllocation-PT-R100C002-CTLFireability-04 2086548 m, 195343 m/sec, 11884709 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/669 16/32 ResAllocation-PT-R100C002-CTLFireability-04 3058719 m, 194434 m/sec, 17665870 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/669 20/32 ResAllocation-PT-R100C002-CTLFireability-04 3938661 m, 175988 m/sec, 23233046 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/669 24/32 ResAllocation-PT-R100C002-CTLFireability-04 4801626 m, 172593 m/sec, 28769892 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/669 29/32 ResAllocation-PT-R100C002-CTLFireability-04 5713193 m, 182313 m/sec, 34251281 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 13 ResAllocation-PT-R100C002-CTLFireability-03
lola: time limit : 828 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/828 3/32 ResAllocation-PT-R100C002-CTLFireability-03 570777 m, 114155 m/sec, 5821848 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/828 6/32 ResAllocation-PT-R100C002-CTLFireability-03 1076402 m, 101125 m/sec, 11503742 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/828 8/32 ResAllocation-PT-R100C002-CTLFireability-03 1569283 m, 98576 m/sec, 17199799 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/828 10/32 ResAllocation-PT-R100C002-CTLFireability-03 2008893 m, 87922 m/sec, 22826334 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/828 13/32 ResAllocation-PT-R100C002-CTLFireability-03 2501588 m, 98539 m/sec, 28424512 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/828 15/32 ResAllocation-PT-R100C002-CTLFireability-03 2954698 m, 90622 m/sec, 34063192 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/828 18/32 ResAllocation-PT-R100C002-CTLFireability-03 3430755 m, 95211 m/sec, 39609790 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 40/828 20/32 ResAllocation-PT-R100C002-CTLFireability-03 3853651 m, 84579 m/sec, 45113893 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 45/828 22/32 ResAllocation-PT-R100C002-CTLFireability-03 4261293 m, 81528 m/sec, 50601428 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 50/828 24/32 ResAllocation-PT-R100C002-CTLFireability-03 4694579 m, 86657 m/sec, 56094452 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 55/828 26/32 ResAllocation-PT-R100C002-CTLFireability-03 5118404 m, 84765 m/sec, 61541907 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 60/828 28/32 ResAllocation-PT-R100C002-CTLFireability-03 5602737 m, 96866 m/sec, 67036498 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 65/828 30/32 ResAllocation-PT-R100C002-CTLFireability-03 6032823 m, 86017 m/sec, 72645225 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 1 0 0 2 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 9 (type EXCL) for 6 ResAllocation-PT-R100C002-CTLFireability-02
lola: time limit : 1081 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 ResAllocation-PT-R100C002-CTLFireability-01
lola: time limit : 1622 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-01
lola: result : true
lola: markings : 128
lola: fired transitions : 127
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 ResAllocation-PT-R100C002-CTLFireability-13
lola: time limit : 3244 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 5/3244 6/32 ResAllocation-PT-R100C002-CTLFireability-13 1084198 m, 216839 m/sec, 5848880 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 10/3244 11/32 ResAllocation-PT-R100C002-CTLFireability-13 2029251 m, 189010 m/sec, 11576926 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 15/3244 15/32 ResAllocation-PT-R100C002-CTLFireability-13 2978541 m, 189858 m/sec, 17222410 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 20/3244 20/32 ResAllocation-PT-R100C002-CTLFireability-13 3862747 m, 176841 m/sec, 22696684 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 25/3244 24/32 ResAllocation-PT-R100C002-CTLFireability-13 4693975 m, 166245 m/sec, 28106566 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 30/3244 28/32 ResAllocation-PT-R100C002-CTLFireability-13 5572882 m, 175781 m/sec, 33399619 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 35/3244 32/32 ResAllocation-PT-R100C002-CTLFireability-13 6435181 m, 172459 m/sec, 38924956 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 52 (type EXCL) for ResAllocation-PT-R100C002-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R100C002-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R100C002-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R100C002-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R100C002-CTLFireability-00: EG true state space / EG
ResAllocation-PT-R100C002-CTLFireability-01: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-02: CONJ unknown CONJ
ResAllocation-PT-R100C002-CTLFireability-03: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-04: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-05: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-06: DISJ true findpath
ResAllocation-PT-R100C002-CTLFireability-07: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-09: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-10: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-11: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-12: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-13: CTL unknown AGGR
ResAllocation-PT-R100C002-CTLFireability-14: CTL true CTL model checker
ResAllocation-PT-R100C002-CTLFireability-15: CTL false CTL model checker
Time elapsed: 396 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R100C002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R100C002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198800770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R100C002.tgz
mv ResAllocation-PT-R100C002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;