About the Execution of LoLA for ResAllocation-PT-R020C002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2178.443 | 125222.00 | 123974.00 | 352.20 | F?FF?F?TTTTFTF?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198800754.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is ResAllocation-PT-R020C002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198800754
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 616K
-rw-r--r-- 1 mcc users 8.5K Feb 25 15:34 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 15:34 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 15:33 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 25 15:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 25 15:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 163K Feb 25 15:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Feb 25 15:35 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 78K Feb 25 15:35 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 85K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R020C002-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679076993948
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ResAllocation-PT-R020C002
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT ResAllocation-PT-R020C002
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA ResAllocation-PT-R020C002-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ResAllocation-PT-R020C002-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679077119170
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 11 (type EXCL) for 10 ResAllocation-PT-R020C002-CTLFireability-02
lola: time limit : 116 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 11 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-02
lola: result : false
lola: markings : 369
lola: fired transitions : 1088
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 6 (type EXCL) for 3 ResAllocation-PT-R020C002-CTLFireability-01
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-01
lola: result : true
lola: markings : 75
lola: fired transitions : 75
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 ResAllocation-PT-R020C002-CTLFireability-05
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 20 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-05
lola: result : false
lola: markings : 289
lola: fired transitions : 310
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 48 (type EXCL) for 45 ResAllocation-PT-R020C002-CTLFireability-11
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 48 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-11
lola: result : false
lola: markings : 210
lola: fired transitions : 210
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 38 ResAllocation-PT-R020C002-CTLFireability-10
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type FNDP) for 38 ResAllocation-PT-R020C002-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type EQUN) for 38 ResAllocation-PT-R020C002-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 68 (type SRCH) for 38 ResAllocation-PT-R020C002-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 68 (type SRCH) for ResAllocation-PT-R020C002-CTLFireability-10
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 65 (type FNDP) for ResAllocation-PT-R020C002-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: CANCELED task # 66 (type EQUN) for ResAllocation-PT-R020C002-CTLFireability-10 (obsolete)
lola: FINISHED task # 66 (type EQUN) for ResAllocation-PT-R020C002-CTLFireability-10
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
ResAllocation-PT-R020C002-CTLFireability-10: CONJ 0 0 1 0 5 0 0 1
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/257 13/32 ResAllocation-PT-R020C002-CTLFireability-10 2998701 m, 599740 m/sec, 10108214 t fired, .
Time elapsed: 6 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 43 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-10
lola: result : true
lola: markings : 4849536
lola: fired transitions : 16220016
lola: time used : 8.000000
lola: memory pages used : 21
lola: LAUNCH task # 56 (type EXCL) for 55 ResAllocation-PT-R020C002-CTLFireability-13
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-13
lola: result : false
lola: markings : 145
lola: fired transitions : 360
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 31 ResAllocation-PT-R020C002-CTLFireability-09
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-09
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 ResAllocation-PT-R020C002-CTLFireability-08
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-08
lola: result : true
lola: markings : 491972
lola: fired transitions : 2452215
lola: time used : 1.000000
lola: memory pages used : 3
lola: LAUNCH task # 26 (type EXCL) for 25 ResAllocation-PT-R020C002-CTLFireability-07
lola: time limit : 359 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 1/359 2/32 ResAllocation-PT-R020C002-CTLFireability-07 461537 m, 92307 m/sec, 2308561 t fired, .
Time elapsed: 11 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 6/359 11/32 ResAllocation-PT-R020C002-CTLFireability-07 2464998 m, 400692 m/sec, 13583726 t fired, .
Time elapsed: 16 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 11/359 19/32 ResAllocation-PT-R020C002-CTLFireability-07 4450344 m, 397069 m/sec, 24542250 t fired, .
Time elapsed: 21 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 16/359 27/32 ResAllocation-PT-R020C002-CTLFireability-07 6393623 m, 388655 m/sec, 34985056 t fired, .
Time elapsed: 26 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 26 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-07
lola: result : true
lola: markings : 7310959
lola: fired transitions : 40079132
lola: time used : 18.000000
lola: memory pages used : 31
lola: LAUNCH task # 17 (type EXCL) for 16 ResAllocation-PT-R020C002-CTLFireability-04
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 3/396 4/32 ResAllocation-PT-R020C002-CTLFireability-04 951897 m, 190379 m/sec, 4964100 t fired, .
Time elapsed: 31 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 8/396 12/32 ResAllocation-PT-R020C002-CTLFireability-04 2672007 m, 344022 m/sec, 14811832 t fired, .
Time elapsed: 36 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 13/396 19/32 ResAllocation-PT-R020C002-CTLFireability-04 4402638 m, 346126 m/sec, 24278417 t fired, .
Time elapsed: 41 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 18/396 26/32 ResAllocation-PT-R020C002-CTLFireability-04 6069246 m, 333321 m/sec, 33157126 t fired, .
Time elapsed: 46 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 8 (type EXCL) for 3 ResAllocation-PT-R020C002-CTLFireability-01
lola: time limit : 443 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 1 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 5/443 9/32 ResAllocation-PT-R020C002-CTLFireability-01 2101259 m, 420251 m/sec, 11585752 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 1 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 10/443 18/32 ResAllocation-PT-R020C002-CTLFireability-01 4092013 m, 398150 m/sec, 22670954 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 1 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 15/443 26/32 ResAllocation-PT-R020C002-CTLFireability-01 6057765 m, 393150 m/sec, 33166207 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 8 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-03: AGAF 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-09: DISJ 0 1 0 0 3 0 0 0
ResAllocation-PT-R020C002-CTLFireability-12: EG 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-15: AGAF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 ResAllocation-PT-R020C002-CTLFireability-00
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-00
lola: result : false
lola: markings : 361
lola: fired transitions : 905
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 61 ResAllocation-PT-R020C002-CTLFireability-15
lola: time limit : 588 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-15
lola: result : true
lola: markings : 84
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 ResAllocation-PT-R020C002-CTLFireability-12
lola: time limit : 705 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-12
lola: result : true
lola: markings : 20
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 13 ResAllocation-PT-R020C002-CTLFireability-03
lola: time limit : 882 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-03
lola: result : true
lola: markings : 65
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 31 ResAllocation-PT-R020C002-CTLFireability-09
lola: time limit : 1176 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-09
lola: result : true
lola: markings : 75
lola: fired transitions : 197
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 ResAllocation-PT-R020C002-CTLFireability-14
lola: time limit : 1764 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 5/1764 9/32 ResAllocation-PT-R020C002-CTLFireability-14 2093777 m, 418755 m/sec, 11566305 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 10/1764 18/32 ResAllocation-PT-R020C002-CTLFireability-14 4094878 m, 400220 m/sec, 22775696 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 15/1764 26/32 ResAllocation-PT-R020C002-CTLFireability-14 6021877 m, 385399 m/sec, 33428530 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 ResAllocation-PT-R020C002-CTLFireability-06
lola: time limit : 3509 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/3509 5/32 ResAllocation-PT-R020C002-CTLFireability-06 1043701 m, 208740 m/sec, 10552222 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/3509 9/32 ResAllocation-PT-R020C002-CTLFireability-06 2066277 m, 204515 m/sec, 20894869 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/3509 14/32 ResAllocation-PT-R020C002-CTLFireability-06 3180190 m, 222782 m/sec, 31231874 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/3509 19/32 ResAllocation-PT-R020C002-CTLFireability-06 4345134 m, 232988 m/sec, 41230187 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/3509 24/32 ResAllocation-PT-R020C002-CTLFireability-06 5548934 m, 240760 m/sec, 50948521 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/3509 28/32 ResAllocation-PT-R020C002-CTLFireability-06 6705419 m, 231297 m/sec, 60276925 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for ResAllocation-PT-R020C002-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ResAllocation-PT-R020C002-CTLFireability-01: CONJ 0 0 0 0 3 0 1 0
ResAllocation-PT-R020C002-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ResAllocation-PT-R020C002-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ResAllocation-PT-R020C002-CTLFireability-00: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-01: CONJ unknown CONJ
ResAllocation-PT-R020C002-CTLFireability-02: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-03: AGAF false state space /EFEG
ResAllocation-PT-R020C002-CTLFireability-04: CTL unknown AGGR
ResAllocation-PT-R020C002-CTLFireability-05: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-06: CTL unknown AGGR
ResAllocation-PT-R020C002-CTLFireability-07: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-08: CTL true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-09: DISJ true CTL model checker
ResAllocation-PT-R020C002-CTLFireability-10: CONJ true CONJ
ResAllocation-PT-R020C002-CTLFireability-11: CONJ false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-12: EG true state space / EG
ResAllocation-PT-R020C002-CTLFireability-13: CTL false CTL model checker
ResAllocation-PT-R020C002-CTLFireability-14: CTL unknown AGGR
ResAllocation-PT-R020C002-CTLFireability-15: AGAF false state space /EFEG
Time elapsed: 126 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R020C002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is ResAllocation-PT-R020C002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198800754"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R020C002.tgz
mv ResAllocation-PT-R020C002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;