About the Execution of LoLA for RefineWMG-PT-100101
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12415.979 | 200978.00 | 189897.00 | 605.00 | F??TF?F???TT?T?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198700650.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RefineWMG-PT-100101, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198700650
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 7.4K Feb 26 15:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 15:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 15:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 26 15:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 15:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 58K Feb 26 15:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K Feb 26 15:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 26 15:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 218K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-00
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-01
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-02
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-03
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-04
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-05
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-06
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-07
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-08
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-09
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-10
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-11
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-12
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-13
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-14
FORMULA_NAME RefineWMG-PT-100101-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679070906873
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RefineWMG-PT-100101
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT RefineWMG-PT-100101
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA RefineWMG-PT-100101-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-100101-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679071107851
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 13 (type EXCL) for 12 RefineWMG-PT-100101-CTLFireability-04
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 13 (type EXCL) for RefineWMG-PT-100101-CTLFireability-04
lola: result : false
lola: markings : 1650
lola: fired transitions : 4578
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 10 (type EXCL) for 9 RefineWMG-PT-100101-CTLFireability-03
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 10 (type EXCL) for RefineWMG-PT-100101-CTLFireability-03
lola: result : true
lola: markings : 566893
lola: fired transitions : 1122716
lola: time used : 3.000000
lola: memory pages used : 3
lola: LAUNCH task # 56 (type EXCL) for 0 RefineWMG-PT-100101-CTLFireability-00
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for RefineWMG-PT-100101-CTLFireability-00
lola: result : true
lola: markings : 21
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 RefineWMG-PT-100101-CTLFireability-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for RefineWMG-PT-100101-CTLFireability-15
lola: result : false
lola: markings : 607
lola: fired transitions : 808
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 RefineWMG-PT-100101-CTLFireability-14
lola: time limit : 256 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 2/256 2/32 RefineWMG-PT-100101-CTLFireability-14 151675 m, 30335 m/sec, 677339 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 7/256 10/32 RefineWMG-PT-100101-CTLFireability-14 804968 m, 130658 m/sec, 2836940 t fired, .
Time elapsed: 11 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 12/256 17/32 RefineWMG-PT-100101-CTLFireability-14 1398928 m, 118792 m/sec, 4950972 t fired, .
Time elapsed: 16 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 17/256 26/32 RefineWMG-PT-100101-CTLFireability-14 2072069 m, 134628 m/sec, 7131835 t fired, .
Time elapsed: 21 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for RefineWMG-PT-100101-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-13: CONJ 0 3 0 0 3 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 39 RefineWMG-PT-100101-CTLFireability-13
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for RefineWMG-PT-100101-CTLFireability-13
lola: result : true
lola: markings : 101
lola: fired transitions : 302
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 39 RefineWMG-PT-100101-CTLFireability-13
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for RefineWMG-PT-100101-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 39 RefineWMG-PT-100101-CTLFireability-13
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for RefineWMG-PT-100101-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 RefineWMG-PT-100101-CTLFireability-12
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/357 6/32 RefineWMG-PT-100101-CTLFireability-12 411295 m, 82259 m/sec, 618916 t fired, .
Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/357 11/32 RefineWMG-PT-100101-CTLFireability-12 819638 m, 81668 m/sec, 1233419 t fired, .
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/357 17/32 RefineWMG-PT-100101-CTLFireability-12 1228825 m, 81837 m/sec, 1849230 t fired, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/357 22/32 RefineWMG-PT-100101-CTLFireability-12 1631305 m, 80496 m/sec, 2454919 t fired, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/357 27/32 RefineWMG-PT-100101-CTLFireability-12 2031848 m, 80108 m/sec, 3057773 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for RefineWMG-PT-100101-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 RefineWMG-PT-100101-CTLFireability-11
lola: time limit : 393 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for RefineWMG-PT-100101-CTLFireability-11
lola: result : true
lola: markings : 512
lola: fired transitions : 614
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 RefineWMG-PT-100101-CTLFireability-10
lola: time limit : 443 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for RefineWMG-PT-100101-CTLFireability-10
lola: result : true
lola: markings : 601
lola: fired transitions : 701
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 RefineWMG-PT-100101-CTLFireability-09
lola: time limit : 506 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/506 12/32 RefineWMG-PT-100101-CTLFireability-09 862651 m, 172530 m/sec, 1298128 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/506 23/32 RefineWMG-PT-100101-CTLFireability-09 1697233 m, 166916 m/sec, 2554153 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for RefineWMG-PT-100101-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 RefineWMG-PT-100101-CTLFireability-08
lola: time limit : 588 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/588 4/32 RefineWMG-PT-100101-CTLFireability-08 244413 m, 48882 m/sec, 367776 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/588 7/32 RefineWMG-PT-100101-CTLFireability-08 484008 m, 47919 m/sec, 728316 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/588 10/32 RefineWMG-PT-100101-CTLFireability-08 722690 m, 47736 m/sec, 1087507 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/588 13/32 RefineWMG-PT-100101-CTLFireability-08 960920 m, 47646 m/sec, 1446031 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/588 17/32 RefineWMG-PT-100101-CTLFireability-08 1198255 m, 47467 m/sec, 1803194 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/588 20/32 RefineWMG-PT-100101-CTLFireability-08 1431171 m, 46583 m/sec, 2153726 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/588 23/32 RefineWMG-PT-100101-CTLFireability-08 1664998 m, 46765 m/sec, 2505680 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/588 26/32 RefineWMG-PT-100101-CTLFireability-08 1898286 m, 46657 m/sec, 2856749 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/588 29/32 RefineWMG-PT-100101-CTLFireability-08 2129866 m, 46316 m/sec, 3205248 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/588 32/32 RefineWMG-PT-100101-CTLFireability-08 2362310 m, 46488 m/sec, 3555089 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for RefineWMG-PT-100101-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 RefineWMG-PT-100101-CTLFireability-07
lola: time limit : 694 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/694 7/32 RefineWMG-PT-100101-CTLFireability-07 1067739 m, 213547 m/sec, 2116695 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/694 13/32 RefineWMG-PT-100101-CTLFireability-07 2147925 m, 216037 m/sec, 4258110 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/694 20/32 RefineWMG-PT-100101-CTLFireability-07 3294363 m, 229287 m/sec, 6531129 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/694 26/32 RefineWMG-PT-100101-CTLFireability-07 4392485 m, 219624 m/sec, 8708109 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for RefineWMG-PT-100101-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 RefineWMG-PT-100101-CTLFireability-06
lola: time limit : 862 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for RefineWMG-PT-100101-CTLFireability-06
lola: result : false
lola: markings : 57870
lola: fired transitions : 113176
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 RefineWMG-PT-100101-CTLFireability-05
lola: time limit : 1149 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/1149 10/32 RefineWMG-PT-100101-CTLFireability-05 689532 m, 137906 m/sec, 1727190 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/1149 19/32 RefineWMG-PT-100101-CTLFireability-05 1403747 m, 142843 m/sec, 3516213 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/1149 28/32 RefineWMG-PT-100101-CTLFireability-05 2100653 m, 139381 m/sec, 5261979 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for RefineWMG-PT-100101-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 RefineWMG-PT-100101-CTLFireability-02
lola: time limit : 1714 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1714 15/32 RefineWMG-PT-100101-CTLFireability-02 1060302 m, 212060 m/sec, 1724179 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1714 28/32 RefineWMG-PT-100101-CTLFireability-02 2079861 m, 203911 m/sec, 3382247 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for RefineWMG-PT-100101-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 RefineWMG-PT-100101-CTLFireability-01
lola: time limit : 3414 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3414 13/32 RefineWMG-PT-100101-CTLFireability-01 1090796 m, 218159 m/sec, 1693263 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3414 25/32 RefineWMG-PT-100101-CTLFireability-01 2159799 m, 213800 m/sec, 3349023 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for RefineWMG-PT-100101-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-100101-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-100101-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-100101-CTLFireability-00: AXAG false state space /EXEF
RefineWMG-PT-100101-CTLFireability-01: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-02: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-03: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-04: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-05: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-06: CTL false CTL model checker
RefineWMG-PT-100101-CTLFireability-07: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-08: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-09: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-11: CTL true CTL model checker
RefineWMG-PT-100101-CTLFireability-12: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-13: CONJ true CONJ
RefineWMG-PT-100101-CTLFireability-14: CTL unknown AGGR
RefineWMG-PT-100101-CTLFireability-15: CTL false CTL model checker
Time elapsed: 201 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-100101"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-100101, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198700650"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-100101.tgz
mv RefineWMG-PT-100101 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;