About the Execution of LoLA for Referendum-COL-0050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2538.651 | 344664.00 | 336828.00 | 1129.30 | ?TT??TT?FFFTFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198400426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Referendum-COL-0050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198400426
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 580K
-rw-r--r-- 1 mcc users 9.4K Feb 26 17:38 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K Feb 26 17:38 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 17:28 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 17:28 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Feb 25 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 17:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 136K Feb 26 17:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 17:41 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 129K Feb 26 17:41 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 4.9K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Referendum-COL-0050-CTLFireability-00
FORMULA_NAME Referendum-COL-0050-CTLFireability-01
FORMULA_NAME Referendum-COL-0050-CTLFireability-02
FORMULA_NAME Referendum-COL-0050-CTLFireability-03
FORMULA_NAME Referendum-COL-0050-CTLFireability-04
FORMULA_NAME Referendum-COL-0050-CTLFireability-05
FORMULA_NAME Referendum-COL-0050-CTLFireability-06
FORMULA_NAME Referendum-COL-0050-CTLFireability-07
FORMULA_NAME Referendum-COL-0050-CTLFireability-08
FORMULA_NAME Referendum-COL-0050-CTLFireability-09
FORMULA_NAME Referendum-COL-0050-CTLFireability-10
FORMULA_NAME Referendum-COL-0050-CTLFireability-11
FORMULA_NAME Referendum-COL-0050-CTLFireability-12
FORMULA_NAME Referendum-COL-0050-CTLFireability-13
FORMULA_NAME Referendum-COL-0050-CTLFireability-14
FORMULA_NAME Referendum-COL-0050-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679051055017
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Referendum-COL-0050
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-17 11:04:16] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-17 11:04:16] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-17 11:04:16] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-17 11:04:16] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-17 11:04:17] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 561 ms
[2023-03-17 11:04:17] [INFO ] Imported 4 HL places and 3 HL transitions for a total of 151 PT places and 101.0 transition bindings in 11 ms.
Parsed 16 properties from file ./CTLFireability.xml in 14 ms.
[2023-03-17 11:04:17] [INFO ] Unfolded HLPN to a Petri net with 151 places and 101 transitions 251 arcs in 10 ms.
[2023-03-17 11:04:17] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-17 11:04:17] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 29 ms.
[2023-03-17 11:04:17] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 151 places, 101 transitions and 251 arcs took 1 ms.
Total runtime 749 ms.
starting LoLA
BK_INPUT Referendum-COL-0050
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability
FORMULA Referendum-COL-0050-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Referendum-COL-0050-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679051399681
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 56 (type SKEL/SRCH) for 24 Referendum-COL-0050-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for Referendum-COL-0050-CTLFireability-08
lola: result : false
lola: markings : 50
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 10 (type EXCL) for 9 Referendum-COL-0050-CTLFireability-03
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/211 4/32 Referendum-COL-0050-CTLFireability-03 729799 m, 145959 m/sec, 7694675 t fired, .
Time elapsed: 6 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/211 7/32 Referendum-COL-0050-CTLFireability-03 1355491 m, 125138 m/sec, 14888957 t fired, .
Time elapsed: 11 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/211 9/32 Referendum-COL-0050-CTLFireability-03 1932538 m, 115409 m/sec, 21893098 t fired, .
Time elapsed: 16 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/211 12/32 Referendum-COL-0050-CTLFireability-03 2500522 m, 113596 m/sec, 28614233 t fired, .
Time elapsed: 21 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/211 14/32 Referendum-COL-0050-CTLFireability-03 3038925 m, 107680 m/sec, 35224672 t fired, .
Time elapsed: 26 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/211 17/32 Referendum-COL-0050-CTLFireability-03 3590643 m, 110343 m/sec, 42138286 t fired, .
Time elapsed: 31 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/211 19/32 Referendum-COL-0050-CTLFireability-03 4133338 m, 108539 m/sec, 49407324 t fired, .
Time elapsed: 36 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/211 22/32 Referendum-COL-0050-CTLFireability-03 4714238 m, 116180 m/sec, 56294921 t fired, .
Time elapsed: 41 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/211 25/32 Referendum-COL-0050-CTLFireability-03 5263239 m, 109800 m/sec, 63117471 t fired, .
Time elapsed: 46 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/211 27/32 Referendum-COL-0050-CTLFireability-03 5815825 m, 110517 m/sec, 70033979 t fired, .
Time elapsed: 51 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/211 29/32 Referendum-COL-0050-CTLFireability-03 6312189 m, 99272 m/sec, 76752820 t fired, .
Time elapsed: 56 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/211 32/32 Referendum-COL-0050-CTLFireability-03 6833042 m, 104170 m/sec, 83288507 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for Referendum-COL-0050-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 2 0 0 4 0 0 0
Referendum-COL-0050-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 Referendum-COL-0050-CTLFireability-15
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for Referendum-COL-0050-CTLFireability-15
lola: result : true
lola: markings : 52
lola: fired transitions : 257
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 Referendum-COL-0050-CTLFireability-14
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for Referendum-COL-0050-CTLFireability-14
lola: result : true
lola: markings : 52
lola: fired transitions : 105
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 Referendum-COL-0050-CTLFireability-12
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for Referendum-COL-0050-CTLFireability-12
lola: result : false
lola: markings : 51
lola: fired transitions : 102
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 Referendum-COL-0050-CTLFireability-10
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for Referendum-COL-0050-CTLFireability-10
lola: result : false
lola: markings : 52
lola: fired transitions : 103
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 Referendum-COL-0050-CTLFireability-09
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for Referendum-COL-0050-CTLFireability-09
lola: result : false
lola: markings : 1277
lola: fired transitions : 2601
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 24 Referendum-COL-0050-CTLFireability-08
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Referendum-COL-0050-CTLFireability-08
lola: result : false
lola: markings : 51
lola: fired transitions : 101
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Referendum-COL-0050-CTLFireability-07
lola: time limit : 353 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/353 4/32 Referendum-COL-0050-CTLFireability-07 853540 m, 170708 m/sec, 8270122 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/353 8/32 Referendum-COL-0050-CTLFireability-07 1565014 m, 142294 m/sec, 15883621 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/353 11/32 Referendum-COL-0050-CTLFireability-07 2239341 m, 134865 m/sec, 23359676 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/353 14/32 Referendum-COL-0050-CTLFireability-07 2888648 m, 129861 m/sec, 30453831 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/353 17/32 Referendum-COL-0050-CTLFireability-07 3507658 m, 123802 m/sec, 37550360 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/353 19/32 Referendum-COL-0050-CTLFireability-07 4091610 m, 116790 m/sec, 44715279 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/353 22/32 Referendum-COL-0050-CTLFireability-07 4706929 m, 123063 m/sec, 51485338 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/353 25/32 Referendum-COL-0050-CTLFireability-07 5275491 m, 113712 m/sec, 57980472 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/353 27/32 Referendum-COL-0050-CTLFireability-07 5857796 m, 116461 m/sec, 64701365 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/353 30/32 Referendum-COL-0050-CTLFireability-07 6401848 m, 108810 m/sec, 71382051 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/353 32/32 Referendum-COL-0050-CTLFireability-07 6968210 m, 113272 m/sec, 78026014 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for Referendum-COL-0050-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 Referendum-COL-0050-CTLFireability-05
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Referendum-COL-0050-CTLFireability-05
lola: result : true
lola: markings : 49
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Referendum-COL-0050-CTLFireability-01
lola: time limit : 434 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Referendum-COL-0050-CTLFireability-01
lola: result : true
lola: markings : 52
lola: fired transitions : 151
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Referendum-COL-0050-CTLFireability-00
lola: time limit : 496 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/496 2/32 Referendum-COL-0050-CTLFireability-00 328262 m, 65652 m/sec, 8828591 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/496 3/32 Referendum-COL-0050-CTLFireability-00 611577 m, 56663 m/sec, 17268781 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/496 5/32 Referendum-COL-0050-CTLFireability-00 877928 m, 53270 m/sec, 25530433 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/496 6/32 Referendum-COL-0050-CTLFireability-00 1135579 m, 51530 m/sec, 33776030 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/496 7/32 Referendum-COL-0050-CTLFireability-00 1394172 m, 51718 m/sec, 41790275 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/496 8/32 Referendum-COL-0050-CTLFireability-00 1635224 m, 48210 m/sec, 49784790 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/496 9/32 Referendum-COL-0050-CTLFireability-00 1867481 m, 46451 m/sec, 57602383 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/496 10/32 Referendum-COL-0050-CTLFireability-00 2076928 m, 41889 m/sec, 65166116 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/496 11/32 Referendum-COL-0050-CTLFireability-00 2340151 m, 52644 m/sec, 73195083 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/496 12/32 Referendum-COL-0050-CTLFireability-00 2586908 m, 49351 m/sec, 81232583 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/496 13/32 Referendum-COL-0050-CTLFireability-00 2829335 m, 48485 m/sec, 89188365 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/496 14/32 Referendum-COL-0050-CTLFireability-00 3042083 m, 42549 m/sec, 96632045 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/496 15/32 Referendum-COL-0050-CTLFireability-00 3259108 m, 43405 m/sec, 104113024 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/496 16/32 Referendum-COL-0050-CTLFireability-00 3478059 m, 43790 m/sec, 111581698 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/496 17/32 Referendum-COL-0050-CTLFireability-00 3680183 m, 40424 m/sec, 119008172 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/496 18/32 Referendum-COL-0050-CTLFireability-00 3892064 m, 42376 m/sec, 126521285 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/496 19/32 Referendum-COL-0050-CTLFireability-00 4087492 m, 39085 m/sec, 133943534 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/496 20/32 Referendum-COL-0050-CTLFireability-00 4302222 m, 42946 m/sec, 141357253 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/496 21/32 Referendum-COL-0050-CTLFireability-00 4538769 m, 47309 m/sec, 148708605 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/496 22/32 Referendum-COL-0050-CTLFireability-00 4757800 m, 43806 m/sec, 156005455 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/496 23/32 Referendum-COL-0050-CTLFireability-00 4979692 m, 44378 m/sec, 163487014 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/496 24/32 Referendum-COL-0050-CTLFireability-00 5189401 m, 41941 m/sec, 170839098 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/496 25/32 Referendum-COL-0050-CTLFireability-00 5418580 m, 45835 m/sec, 178516018 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/496 26/32 Referendum-COL-0050-CTLFireability-00 5633981 m, 43080 m/sec, 186051877 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/496 27/32 Referendum-COL-0050-CTLFireability-00 5842580 m, 41719 m/sec, 193541022 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/496 28/32 Referendum-COL-0050-CTLFireability-00 6042129 m, 39909 m/sec, 200913299 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/496 29/32 Referendum-COL-0050-CTLFireability-00 6233135 m, 38201 m/sec, 208237157 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/496 30/32 Referendum-COL-0050-CTLFireability-00 6448672 m, 43107 m/sec, 215656068 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/496 31/32 Referendum-COL-0050-CTLFireability-00 6661323 m, 42530 m/sec, 222994926 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/496 32/32 Referendum-COL-0050-CTLFireability-00 6862373 m, 40210 m/sec, 230293004 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Referendum-COL-0050-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-08: DISJ 0 1 0 0 5 0 0 0
Referendum-COL-0050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-13: EFAG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 57 (type EXCL) for 47 Referendum-COL-0050-CTLFireability-13
lola: time limit : 553 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for Referendum-COL-0050-CTLFireability-13
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 Referendum-COL-0050-CTLFireability-11
lola: time limit : 663 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for Referendum-COL-0050-CTLFireability-11
lola: result : true
lola: markings : 52
lola: fired transitions : 104
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 24 Referendum-COL-0050-CTLFireability-08
lola: time limit : 829 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for Referendum-COL-0050-CTLFireability-08
lola: result : false
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Referendum-COL-0050-CTLFireability-04
lola: time limit : 1106 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/1106 4/32 Referendum-COL-0050-CTLFireability-04 815171 m, 163034 m/sec, 7868685 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/1106 7/32 Referendum-COL-0050-CTLFireability-04 1500092 m, 136984 m/sec, 15111943 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/1106 10/32 Referendum-COL-0050-CTLFireability-04 2119704 m, 123922 m/sec, 22201234 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/1106 13/32 Referendum-COL-0050-CTLFireability-04 2753746 m, 126808 m/sec, 28910910 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/1106 16/32 Referendum-COL-0050-CTLFireability-04 3345182 m, 118287 m/sec, 35678445 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/1106 18/32 Referendum-COL-0050-CTLFireability-04 3912470 m, 113457 m/sec, 42452361 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/1106 21/32 Referendum-COL-0050-CTLFireability-04 4486974 m, 114900 m/sec, 49043776 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/1106 24/32 Referendum-COL-0050-CTLFireability-04 5057107 m, 114026 m/sec, 55360249 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/1106 26/32 Referendum-COL-0050-CTLFireability-04 5607166 m, 110011 m/sec, 61694274 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/1106 29/32 Referendum-COL-0050-CTLFireability-04 6129224 m, 104411 m/sec, 68060361 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/1106 31/32 Referendum-COL-0050-CTLFireability-04 6663233 m, 106801 m/sec, 74366320 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for Referendum-COL-0050-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-COL-0050-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Referendum-COL-0050-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-COL-0050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 Referendum-COL-0050-CTLFireability-06
lola: time limit : 1629 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Referendum-COL-0050-CTLFireability-06
lola: result : true
lola: markings : 52
lola: fired transitions : 158
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Referendum-COL-0050-CTLFireability-02
lola: time limit : 3259 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Referendum-COL-0050-CTLFireability-02
lola: result : true
lola: markings : 52
lola: fired transitions : 208
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-COL-0050-CTLFireability-00: CTL unknown AGGR
Referendum-COL-0050-CTLFireability-01: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-02: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-03: CTL unknown AGGR
Referendum-COL-0050-CTLFireability-04: CTL unknown AGGR
Referendum-COL-0050-CTLFireability-05: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-06: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-07: CTL unknown AGGR
Referendum-COL-0050-CTLFireability-08: DISJ false DISJ
Referendum-COL-0050-CTLFireability-09: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-10: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-11: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-12: CTL false CTL model checker
Referendum-COL-0050-CTLFireability-13: EFAG true tscc_search
Referendum-COL-0050-CTLFireability-14: CTL true CTL model checker
Referendum-COL-0050-CTLFireability-15: CTL true CTL model checker
Time elapsed: 341 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Referendum-COL-0050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Referendum-COL-0050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198400426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Referendum-COL-0050.tgz
mv Referendum-COL-0050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;